M29W800DT NUMONYX [Numonyx B.V], M29W800DT Datasheet - Page 12

no-image

M29W800DT

Manufacturer Part Number
M29W800DT
Description
8-Mbit (1 Mbit x 8 or 512 Kbits x 16, boot block) 3 V supply flash memory
Manufacturer
NUMONYX [Numonyx B.V]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M29W800DT
Manufacturer:
ST
Quantity:
9 325
Part Number:
M29W800DT
Manufacturer:
ST
Quantity:
228
Part Number:
M29W800DT
Quantity:
8 660
Part Number:
M29W800DT
Manufacturer:
ST
Quantity:
453
Part Number:
M29W800DT
Manufacturer:
XILINX
0
Part Number:
M29W800DT
Manufacturer:
ST
0
Part Number:
M29W800DT-45N6
Manufacturer:
ST
0
Part Number:
M29W800DT-45N6E
Manufacturer:
ST
0
Part Number:
M29W800DT-45ZE6
Manufacturer:
ST
0
Part Number:
M29W800DT-70
Manufacturer:
ST
Quantity:
9 335
Signal descriptions
2
2.1
2.2
2.3
2.4
2.5
2.6
12/52
Signal descriptions
See
connected to this device.
Address inputs (A0-A18)
The address inputs select the cells in the memory array to access during bus read
operations. During bus write operations they control the commands sent to the command
interface of the internal state machine.
Data inputs/outputs (DQ0-DQ7)
The data inputs/outputs output the data stored at the selected address during a bus read
operation. During bus write operations they represent the commands sent to the command
interface of the internal state machine.
Data inputs/outputs (DQ8-DQ14)
The data inputs/outputs output the data stored at the selected address during a bus read
operation when BYTE is High, V
high impedance. During bus write operations the command register does not use these bits.
When reading the status register these bits should be ignored.
Data input/output or address input (DQ15A-1)
When BYTE is High, V
BYTE is Low, V
the word on the other addresses, DQ15A–1 High will select the MSB. Throughout the text
consider references to the data input/output to include this pin when BYTE is High and
references to the address inputs to include this pin when BYTE is Low except when stated
explicitly otherwise.
Chip enable (E)
The chip enable, E, activates the memory, allowing bus read and bus write operations to be
performed. When Chip Enable is High, V
Output enable (G)
The output enable, G, controls the bus read operation of the memory.
Figure 1: Logic diagram
IL
, this pin behaves as an address pin; DQ15A–1 Low will select the LSB of
IH
, this pin behaves as a data input/output pin (as DQ8-DQ14). When
and
IH
Table 1: Signal names
. When BYTE is Low, V
IH
, all other pins are ignored.
for a brief overview of the signals
IL
, these pins are not used and are
M29W800DT, M29W800DB

Related parts for M29W800DT