ICS8430-71B ICST [Integrated Circuit Systems], ICS8430-71B Datasheet - Page 2

• Manufacturer Part Number: ICS8430-71B
• Description: 700MHZ, LOW JITTER, CRYSTAL INTERFACE / LVCMOS-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
• Manufacturer: ICST [Integrated Circuit Systems]

F
NOTE: The functional description that follows describes op-
eration using a 16MHz crystal. Valid PLL loop divider values
for different crystal or input frequencies are defined in the In-
put Frequency Characteristics, Table 5, NOTE 1.
The ICS8430B-71 features a fully integrated PLL and there-
fore requires no external components for setting the loop band-
width. A parallel-resonant, fundamental crystal is used as the
input to the on-chip oscillator. The output of the oscillator is
divided by 16 prior to the phase detector. With a 16MHz crys-
tal, this provides a 1MHz reference frequency. The VCO of
the PLL operates over a range of 250MHz to 700MHz. The
output of the M divider is also applied to the phase detector.
The phase detector and the M divider force the VCO output
frequency to be 2M times the reference frequency by adjust-
ing the VCO control voltage. Note that for some values of M
(either too high or too low), the PLL will not achieve lock. The
output of the VCO is scaled by a divider prior to being sent to
each of the LVPECL output buffers. The divider provides a
50% output duty cycle.
The programmable features of the ICS8430B-71 support two
input modes to program the M divider and N output divider.
The two input operational modes are parallel and serial. Fig-
ure 1 shows the timing diagram for each mode. In parallel
mode, the nP_LOAD input is initially LOW. The data on inputs
M0 through M8 and N0 through N2 is passed directly to the M
divider and N output divider. On the LOW-to-HIGH transition
of the nP_LOAD input, the data is latched and the M divider
remains loaded until the next LOW transition on nP_LOAD or
until a serial event occurs. As a result, the M and N bits can
be hardwired to set the M divider and N output divider to a
8430BY -71
M0:M8, N0:N2
UNCTIONAL
S_CLOCK
nP_LOAD
nP_LOAD
S_LOAD
S_DATA
S_LOAD
D
Integrated
Circuit
Systems, Inc.
ESCRIPTION
t
S
T1
F
IGURE
t
H
www.icst.com/products/hiperclocks.html
T0
PRELIMINARY
1. P
LVCMOS-
N2
t
M, N
ARALLEL
S
N1
t
H
Time
P
N0
& S
S
ARALLEL
ERIAL
2
TO
ERIAL
700MH
specific default state that will automatically occur during
power-up. The TEST output is LOW when operating in the
parallel input mode. The relationship between the VCO fre-
quency, the crystal frequency and the M divider is defined as
follows:
The M value and the required values of M0 through M8 are
shown in Table 3B, Programmable VCO Frequency Function
Table. Valid M values for which the PLL will achieve lock for a
16MHz reference are defined as 125 ≤ M ≤ 350. The frequency
out is defined as follows:
Serial operation occurs when nP_LOAD is HIGH and S_LOAD
is LOW. The shift register is loaded by sampling the S_DATA
bits with the rising edge of S_CLOCK. The contents of the
shift register are loaded into the M divider and N output di-
vider when S_LOAD transitions from LOW-to-HIGH. The M
divide and N output divide values are latched on the HIGH-
to-LOW transition of S_LOAD. If S_LOAD is held HIGH, data
at the S_DATA input is passed directly to the M divider and N
output divider on each rising edge of S_CLOCK. The serial
mode can be used to program the M and N bits and test bits
T1 and T0. The internal registers T0 and T1 determine the state
of the TEST output as follows:
M8
-3.3V LVPECL F
L
T1
OADING
0
0
1
1
M7
L
L
OAD
OADING
fVCO =
T0
0
1
0
1
M6
Z
O
, L
PERATIONS
M5
OW
fxtal x 2M
16
J
M4
ITTER
S_Data clocked into register
fout = fVCO =
REQUENCY
M3
Output of M divider
, C
ICS8430B-71
TEST Output
M2
CMOS Fout
N
RYSTAL
LOW
M1
REV. A SEPTEMBER 20, 2005
fxtal x
16
S
M0
YNTHESIZER
I
NTERFACE
t
2M
S
N
/