ICS8430-71B ICST [Integrated Circuit Systems], ICS8430-71B Datasheet
ICS8430-71B
Related parts for ICS8430-71B
ICS8430-71B Summary of contents
Page 1
... Output frequencies up to 700MHz can be programmed using the serial or parallel interfaces to the configuration logic. The low jitter and frequency range of the ICS8430B-71 make it an ideal clock generator for most clock tree applications ...
Page 2
... Valid PLL loop divider values for different crystal or input frequencies are defined in the In- put Frequency Characteristics, Table 5, NOTE 1. The ICS8430B-71 features a fully integrated PLL and there- fore requires no external components for setting the loop band- width. A parallel-resonant, fundamental crystal is used as the input to the on-chip oscillator ...
Page 3
... www.icst.com/products/hiperclocks.html 3 ICS8430B- ITTER RYSTAL NTERFACE S REQUENCY YNTHESIZER ...
Page 4
... F T IVIDER UNCTION ABLE www.icst.com/products/hiperclocks.html 4 ICS8430B- ITTER RYSTAL NTERFACE S REQUENCY YNTHESIZER ...
Page 5
... " www.icst.com/products/hiperclocks.html 5 ICS8430B- ITTER RYSTAL NTERFACE S REQUENCY YNTHESIZER = 0°C 70° ...
Page 6
... www.icst.com/products/hiperclocks.html 6 ICS8430B- ITTER RYSTAL NTERFACE S REQUENCY YNTHESIZER 70° ...
Page 7
... REF V OL Histogram Mean Period (First edge after trigger YCLE TO nFOUTx 80% FOUTx 20 UTPUT UTY www.icst.com/products/hiperclocks.html 7 ICS8430B- ITTER RYSTAL NTERFACE S REQUENCY YNTHESIZER NFORMATION tsk( cycle n cycle n jit(cc) = cycle n – cycle n+1 1000 Cycles ...
Page 8
... UPPLY ILTERING ECHNIQUES As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS8430B-71 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin ...
Page 9
... FIN FOUT 50Ω RTT T F ERMINATION IGURE www.icst.com/products/hiperclocks.html 9 ICS8430B- ITTER RYSTAL NTERFACE S REQUENCY YNTHESIZER 3.3V 125Ω 125Ω 50Ω ...
Page 10
... Integrated Circuit Systems, Inc AYOUT UIDELINE The schematic of the ICS8430B-71 layout example used in this layout guideline is shown in Figure 5A. The ICS8430B-71 recommended PCB board layout for this example is shown in Figure 5B. This layout example is used as a general guideline ...
Page 11
... C11 VCCA R7 Close to the input pins of the receiver R1 C15 TL1 TL1N R3 TL1, TL21N are 50 Ohm traces and equal length 5B. PCB B L ICS8430B-71 OARD AYOUT FOR www.icst.com/products/hiperclocks.html 11 ICS8430B- ITTER RYSTAL NTERFACE S REQUENCY YNTHESIZER GND VCC VIA R2 R4 REV. A SEPTEMBER 20, 2005 / ...
Page 12
... Equations and example calculations are also provided. 1. Power Dissipation. The total power dissipation for the ICS8430B-71 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for V NOTE: Please refer to Section 3 for details on calculating power dissipated in the load. ...
Page 13
... V CCO 6. LVPECL RIVER IRCUIT AND – 0.9V CCO_MAX – 1.7V CCO_MAX - [( CCO_MAX OH_MAX CCO_MAX OH_MAX - [( CCO_MAX OL_MAX CCO_MAX OL_MAX www.icst.com/products/hiperclocks.html 13 ICS8430B- ITTER RYSTAL NTERFACE S REQUENCY YNTHESIZER V OUT - 2V ERMINATION )) / CCO_MAX OH_MAX CCO_MAX OL_MAX L REV ...
Page 14
... Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs RANSISTOR OUNT The transistor count for ICS8430B-71 is: 3948 8430BY -71 PRELIMINARY 700MH LVCMOS- -3.3V LVPECL F TO ...
Page 15
... ° www.icst.com/products/hiperclocks.html 15 ICS8430B- ITTER RYSTAL NTERFACE S REQUENCY YNTHESIZER ...
Page 16
... " " " www.icst.com/products/hiperclocks.html 16 ICS8430B- ITTER RYSTAL NTERFACE S REQUENCY YNTHESIZER ...