MT48H16M16LF MICRON [Micron Technology], MT48H16M16LF Datasheet - Page 53

• Manufacturer Part Number: MT48H16M16LF
• Description: 256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM
• Manufacturer: MICRON [Micron Technology]

COMMAND
Timing Diagrams
Figure 34:
PDF:09005aef8219eeeb/Source: 09005aef8219eedd
MT48H16M16LF_2.fm - Rev F 4/07 EN
BA0, BA1
ADDR
DQM
A10
CKE
CLK
DQ
1
Power-up:
V
CLK stable
(
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
DD
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
T = 100µs
Initialize and Load Mode Register
and
Notes:
t
CMS
t
CKS
T0
NOP
t
t
High-Z
CKH
CMH
t
CK
1. PRE = PRECHARGE command; AR = AUTO REFRESH command; LMR = LOAD MODE REGISTER
2. Only NOPs or COMMAND INHIBITs may be issued during
3. At least one NOP or COMMAND INHIBIT is required during
command.
ALL BANKS
t
Precharge
AS
all banks
PRE
T1
t AH
t
(
(
(
(
(
(
(
(
RP
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
)
(
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
Tn + 1
AR
256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM
t
RFC
(
(
(
(
(
(
(
)
53
(
)
(
(
)
(
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
)
(
)
(
(
)
)
)
)
(
)
(
(
(
)
)
)
)
)
)
)
)
2
To + 1
AR
Micron Technology, Inc., reserves the right to change products or specifications without notice.
t
(
(
(
(
(
(
(
)
(
RFC
(
)
(
)
(
)
(
)
(
)
(
(
)
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
)
(
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
2
t AS t AH
t
Load Mode
AS
BA0 = L,
BA1 = L
Register
CODE
Tp + 1
CODE
LMR
t
AH
t
t
MRD
RFC time.
(
(
(
(
(
(
(
(
)
)
)
)
)
)
(
)
(
(
(
(
(
)
(
(
(
)
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
(
(
)
(
)
(
)
(
(
)
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
t
)
MRD time.
Load Extended
Mode Register
3
BA0 = L,
BA1 = H
BA0 = L,
©2006 Micron Technology, Inc. All rights reserved.
BA1 = L
CODE
CODE
Tq + 1
LMR
Timing Diagrams
t
(
(
(
(
(
MRD
(
(
)
)
)
)
)
(
(
(
(
(
(
)
(
(
)
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
(
)
(
)
)
)
)
)
)
)
)
)
3
VALID
VALID
VALID
VALID
DON’T CARE
Tr + 1
(
(
(
(
(
(
)
)
)
)
)
)
(
(
(
(
(
(
(
(
(
)
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
(
)
)
)
)
)
)
)
)
)