IDT7130 Integrated Device Technology, IDT7130 Datasheet - Page 7

no-image

IDT7130

Manufacturer Part Number
IDT7130
Description
HIGH-SPEED 1K x 8 DUAL-PORT STATIC RAM
Manufacturer
Integrated Device Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT7130
Manufacturer:
IDT
Quantity:
5 510
Part Number:
IDT7130
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
IDT7130-LA55J
Manufacturer:
IDT
Quantity:
1 000
Part Number:
IDT7130-LA55J
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT7130-SA100J
Manufacturer:
IDT
Quantity:
158
Part Number:
IDT7130-SA100J
Manufacturer:
IDT
Quantity:
1 000
Part Number:
IDT7130-SA100J
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT7130-SA100P
Manufacturer:
IDT
Quantity:
1 000
Part Number:
IDT7130-SA100P
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT71305A55J
Manufacturer:
NEC
Quantity:
12 000
Part Number:
IDT71305A55J
Manufacturer:
IDT
Quantity:
1 295
Part Number:
IDT71305A55J
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT7130L155TF
Manufacturer:
IDT
Quantity:
275
Part Number:
IDT7130LA100C
Manufacturer:
IDT
Quantity:
280
IDT7130SA/LA AND IDT7140SA/LA
HIGH-SPEED 1K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS
TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE
AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE
NOTES:
1. Transition is measured 500mV from Low or High-impedance voltage with Output Test Load (Figure 2). This parameter is guaranteed by
2. 0 C to +70 C temperature range only, PLCC and TQFP packages.
3. For MASTER/SLAVE combination, t
4. If
5. “X” in part numbers indicates power rating (SA or LA).
6. Not available in DIP packages.
NOTES:
1. Timing depends on which signal is asserted last,
2. Timing depends on which signal is deaserted first,
3. R/
4. Start of valid data depends on which timing becomes effective last t
t
t
t
t
t
t
t
t
t
t
t
Symbol
Write Cycle
WC
EW
AW
AS
WP
WR
DW
HZ
DH
WZ
OW
data to be placed on the bus for the required t
write pulse can be as short as the specified t
device characterization but is not production tested.
CURRENT
OE
W
DATA
= V
is low during a R/
IH
OUT
Write Cycle Time
Chip Enable to End-of-Write
Address Valid to End-of-Write
Address Set-up Time
Write Pulse Width
Write Recovery Time
Data Valid to End-of-Write
Output High-Z Time
Data Hold Time
Write Enabled to Output in High-Z
Output Active From End-of-Write
I
I
and the address is valid prior to or coincidental with
CC
SS
W
Parameter
controlled write cycle, the write pulse width must be the larger of t
(3)
(4)
(1)
WC
= t
BAA
t
PU
WP
+ t
DW
.
(1)
WP
(1)
. If
OE
OE
, since R/
50%
OE
or
or
CE
is High during a R/
t
CE
LZ
.
Min.
7130X20
t
20
15
15
15
10
.
ACE
W
(1)
0
0
0
0
CE
= V
t
LZ
transition Low.
IL
Max.
10
10
AOE
t
must occur after t
AOE
(1)
(2)
6.01
, t
ACE
(4)
7130X25
7140X25
W
Min. Max.
25
20
20
15
12
, t
0
0
0
0
controlled write cycle, this requirement does not apply and the
AA
, and t
10
10
(6)
(6)
BAA.
BDD
MILITARY AND COMMERCIAL TEMPERATURE RANGES
(3)
.
Min.
WP
35
30
30
25
15
7130X35
7140X35
0
0
0
0
or (t
(5)
WZ
Max. Min.
15
15
VALID DATA
+ t
DW
) to allow the I/O drivers to turn off
55
40
40
30
20
7130X55
7140X55
0
0
0
0
t
t
PD
HZ
(4)
(2)
Max.
25
25
t
HZ
50%
(2)
Min. Max.
7130X100
7140X100
100
90
90
55
40
0
0
0
0
40
40
2689 drw 09
2689 tbl 10
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
7

Related parts for IDT7130