CY7C09279 Cypress Semiconductor, CY7C09279 Datasheet - Page 7
![no-image](/images/no-image-200.jpg)
CY7C09279
Manufacturer Part Number
CY7C09279
Description
(CY7C09279 - CY7C09289) 32K/64K X 16/18 Synchronous Dual Port Static RAM
Manufacturer
Cypress Semiconductor
Datasheet
1.CY7C09279.pdf
(18 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY7C09279-12AC
Manufacturer:
CYPRESS
Quantity:
325
Company:
Part Number:
CY7C09279-7AC
Manufacturer:
PHILIPS
Quantity:
158
Company:
Part Number:
CY7C09279-9AC
Manufacturer:
CYPRESS
Quantity:
624
Company:
Part Number:
CY7C09279V-12AC
Manufacturer:
CYPRESS
Quantity:
1 831
Company:
Part Number:
CY7C09279V-12AC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
CY7C09279V-12AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
CY7C09279V-6AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
CY7C09279V-7AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
CY7C09279V-9AC
Manufacturer:
CY
Quantity:
150
Part Number:
CY7C09279V-9AC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Switching Characteristics
Notes:
Document #: 38-06040 Rev. **
12. Test conditions used are Load 2.
13. This parameter is guaranteed by design, but it is not production tested.
f
f
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Port to Port Delays
t
t
Parameter
MAX1
MAX2
CYC1
CYC2
CH1
CL1
CH2
CL2
R
F
SA
HA
SC
HC
SW
HW
SD
HD
SAD
HAD
SCN
HCN
SRST
HRST
OE
OLZ
OZ
CD1
CD2
DC
CKHZ
CKLZ
CWDD
CCS
[12, 13]
[12, 13]
[12, 13]
[12, 13]
f
f
Clock Cycle Time - Flow-Through
Clock Cycle Time - Pipelined
Clock HIGH Time - Flow-Through
Clock LOW Time - Flow-Through
Clock HIGH Time - Pipelined
Clock LOW Time - Pipelined
Clock Rise Time
Clock Fall Time
Address Set-Up Time
Address Hold Time
Chip Enable Set-Up Time
Chip Enable Hold Time
R/W Set-Up Time
R/W Hold Time
Input Data Set-Up Time
Input Data Hold Time
ADS Set-Up Time
ADS Hold Time
CNTEN Set-Up Time
CNTEN Hold Time
CNTRST Set-Up Time
CNTRST Hold Time
Output Enable to Data Valid
OE to Low Z
OE to High Z
Clock to Data Valid - Flow-Through
Clock to Data Valid - Pipelined
Data Output Hold After Clock HIGH
Clock HIGH to Output High Z
Clock HIGH to Output Low Z
Write Port Clock HIGH to Read Data Delay
Clock to Clock Set-Up Time
Max
Max
Flow-Through
Pipelined
Description
Over the Operating Range
Min.
6.5
6.5
3.5
3.5
3.5
3.5
3.5
3.5
3.5
19
10
4
4
0
0
0
0
0
0
0
2
1
2
2
2
-6
[1]
Max.
100
6.5
53
15
30
3
3
8
7
9
9
Min.
7.5
7.5
22
12
5
5
4
0
4
0
4
0
4
0
4
0
4
0
4
0
2
1
2
2
2
-7
CY7C09279/89
CY7C09379/89
Max.
7.5
45
35
10
83
18
3
3
9
7
9
Min.
25
15
12
12
6
6
4
1
4
1
4
1
4
1
4
1
4
1
4
1
2
1
2
2
2
-9
Max.
40
67
10
20
40
15
3
3
7
9
9
CY7C09279/89
CY7C09379/89
Min.
30
20
12
12
8
8
4
1
4
1
4
1
4
1
4
1
4
1
4
1
2
1
2
2
2
-12
Max.
33
50
12
12
40
15
25
3
3
7
9
Page 7 of 18
MHz
MHz
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns