sii3114 Silicon image, sii3114 Datasheet - Page 83

• Manufacturer Part Number: sii3114
• Description: Pci To Serial Ata Controller
• Manufacturer: Silicon image

Silicon Image, Inc.
Serial ATA Device Initialization
This section provides a general overview of the steps necessary to initialize a Serial ATA device before it can be
used for read/write operations.
© 2007 Silicon Image, Inc.
Select the Serial ATA device. The device is selected by programming bits [23:16] in the Channel x
Task File Register 1 register.
If interrupt driven operation is desired, ensure that interrupts are enabled by writing 0 to bits
[23:16] of the Channel x Task File Register 2 register.
For ATA Devices Only:
For both ATA and ATAPI Devices:
Issue the Initialize Device Parameters command by
If the device supports read/write multiple commands, issue the Set Multiple Mode
command by:
Set device transfer mode by:
•
•
•
•
•
•
•
•
•
•
•
Programming bits [23:16] in the Channel x Task File 0 register with the number of
logical sectors per logical track.
Programming bits [23:16] in the Channel x Task File 1 register with the maximum
head number.
Programming bits [31:24] in the Channel x Task File Register 1 register with the
value = 91
Wait for the command to complete. This can be accomplished by waiting for an
interrupt if interrupts have been enabled at both the controller and the device. If
interrupts are not enabled, command completion can be detected by polling bits
[31:24] of the Channel x Task File Register 1 register until the BUSY bit is no
longer asserted.
Programming bits [23:16] in the Channel x Task File 0 register with the number of
sectors per block to use on the following Read/Write Multiple commands.
Programming bits [31:24] in the Channel x Task File Register 1 register with the
value = C6
Wait for the command to complete (see above).
Programming bits [15:08] in the Channel x Task File 0 register with the value 03
to “Set the transfer mode based on value in Sector Count Register”.
Programming bits [23:16] in the Channel x Task File 0 register to the desired
transfer mode. The settings are defined below:
Programming bits [31:24] in the Channel x Task File Register 1 register with the
value = EF
Wait for the command to complete (see above).
08
09
0A
0B
0C
20
21
22
40
41
42
43
44
45
46
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
= Ultra DMA Mode 6
= PIO Mode 0
= PIO Mode 1
= Multiword DMA Mode 0
= Multiword DMA Mode 1
= Multiword DMA Mode 2
= Ultra DMA Mode 0
= Ultra DMA Mode 1
= Ultra DMA Mode 2
= Ultra DMA Mode 3
= Ultra DMA Mode 4
= Ultra DMA Mode 5
= PIO Mode 2
= PIO Mode 3
= PIO Mode 4
H
H
H
.
.
.
75
SiI3114 PCI to Serial ATA Controller
SiI-DS-0103-D
Data Sheet
H