ax88783lf ASIX Electronics Corporation, ax88783lf Datasheet - Page 9

no-image

ax88783lf

Manufacturer Part Number
ax88783lf
Description
2-port 10/100m Fast Ethernet Controller
Manufacturer
ASIX Electronics Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AX88783LF
Manufacturer:
TEXAS
Quantity:
125
1.0 Overview
The AX88782/AX88783 is a non-PCI 2-port 10/100M Ethernet controller with an integrated 3-port switching fabric,
three 10/100M MACs, two 10/100M PHYs, and the 8/16/32-bit SRAM-like host interface targeted for embedded system
applications that need support of two Ethernet ports, typically one for LAN port and one for WAN port.
The AX88782/AX887833 supports the simple SRAM-like host interface, the routine packet checksum calculation, and
the burst read and write access through host port which make it easy to provide 2-port Ethernet connectivity solutions for
any embedded MCU with reasonable performance. The built-in switching fabric supports non-blocking wire-speed
forwarding and provides four priority queues for advanced QoS functions including Port-Based, 802.1P VLAN, IPv4
TOS/IPv6 COS for voice, video, audio and data traffic classification. The AX88782/AX88783 combines the benefits of
high integration and flexibility which makes it a ideal single-chip solution for designing high performance, QoS-aware,
cost effective and small form factor 2-port Ethernet function for any embedded system applications.
The AX88782/AX88783 supports non-blocking wire speed forwarding rate and no Head-of-Line (HOL) blocking issue.
The AX88782/AX88783 provides two flow-control mechanisms to avoid loss of data: an optional jamming-based
backpressure flow control in the half-duplex operation and IEEE 802.3x in the full-duplex mode.
To support Quality of Service (QoS), each output port has four priority queues and their assignment can be based on the
802.1P priority field, TOS/COS/DiffServ field or Port-Pair setting. Each output port retrieves the Ethernet frames from
the shared buffer based on queuing and sends them to the transmitting (Tx) FIFO.
1.1
1.2
General Description
Block Diagram
Fig 1
The AX88782/AX88783 Block Diagram
9
*Optional GPIO Interface only for AX88783
2-Port 10/100M Fast Ethernet Controller
ASIX ELECTRONICS CORPORATION
Non-PCI 8/16/32-Bit
AX88782/AX88783

Related parts for ax88783lf