ax88783lf ASIX Electronics Corporation, ax88783lf Datasheet - Page 20
![no-image](/images/no-image-200.jpg)
ax88783lf
Manufacturer Part Number
ax88783lf
Description
2-port 10/100m Fast Ethernet Controller
Manufacturer
ASIX Electronics Corporation
Datasheet
1.AX88783LF.pdf
(61 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AX88783LF
Manufacturer:
TEXAS
Quantity:
125
MII0_REFCLK
MII0_TX_EN
MII0_TXD0
MII0_TXD1
MII0_REFCLKO
MII0_CRSDV
MII0_RXD0
MII0_RXD1
MII0_MDIO
MII0_MDC
MII0_CRS
MII0_COL
GPIO0
GPIO1
GPIO2
GPIO3
GPIO4
GPIO5
GPI0
GPI1
GPI2
GPI3
GPI4
GPO
Signal Name
Signal Name
2.1.5 Reverse RMII Mode
2.1.6 GPIO Mode (AX88783)
O3/8mA
O3/8mA
O3/8mA
O3/8mA
B3/8mA
I/O
I/O
B3
B3
B3
B3
B3
B3
O3
I3
I3
I3
I3
I3
I3
I3
I3
I3
I3
I3
I3
AX88783
AX88783
Pin No.
Pin No.
112
113
120
121
107
108
100
101
101
100
112
107
108
113
70
71
91
92
70
91
92
96
97
71
Port 0 50MHz RMII reference clock input ± 50 PPM with a duty cycle
between 35% and 65% inclusive.
Port 0 Transmit data valid synchronously with respect to the rising edge
of MII0_REFCLK. MII0_TX_EN is asserted high when valid data is
present on transmit data bus [1:0].
Port 0 Transmit data bit 0 synchronously with respect to the rising edge
of MII0_REFCLK.
Port 0 Transmit data bit 1 synchronously with respect to the rising edge
of MII0_REFCLK.
Port 0 50 MHz Reference clock output if ICR [12] is set to one.
Port 0 Receive data enable synchronously with respect to the rising
edge of MII0_REFCLK. MII0_CRSDV is asserted high to indicate a
valid receive data bus [1:0]
Port 0 Receive data bit 0 synchronously with respect to the rising edge
of MII0_REFCLK.
Port 0 Receive data bit 1 synchronously with respect to the rising edge
of MII0_REFCLK.
MII management data. Serial data input/output transferred from/to the
externally connected MAC device. The transfer protocol should
conform to the IEEE 802.3u MII spec.
MII management clock input from the externally connected Ethernet
MAC device. All data transferred on MII0_MDIO are synchronized to
the rising edge of this clock.
Note: P0SMR0 Slave MDIO Register need to be programmed.
Pull-Down with a 4.7K ohm resistor to ground
Pull-Down with a 4.7K ohm resistor to ground
Generous Purpose IO Pin #0
Generous Purpose IO Pin #1
Generous Purpose IO Pin #2
Generous Purpose IO Pin #3
Generous Purpose IO Pin #4
Generous Purpose IO Pin #5
Generous Purpose Input Pin #0
Generous Purpose Input Pin #1
Generous Purpose Input Pin #2
Generous Purpose Input Pin #3
Generous Purpose Input Pin #4
Generous Purpose Output Pin
20
2-Port 10/100M Fast Ethernet Controller
Description
Description
ASIX ELECTRONICS CORPORATION
Non-PCI 8/16/32-Bit
AX88782/AX88783