as28f128j3a Austin Semiconductor, Inc., as28f128j3a Datasheet
as28f128j3a
Related parts for as28f128j3a
as28f128j3a Summary of contents
Page 1
... Datasheet: EMBEDDED FLASH MEMORY (J3vD) Dated: December 2007 GENERAL DESCRIPTION ASI’s, AS28F128J3A Enhanced or Mil-Temp variant of Numonyx’s Q-Flash family of devices nonvolatile, electrically block-erasable (FLASH), programmable memory device manufactured using Numonyx’s 0.15um process technology. This device containing 134,217,728 bits organized as either 16,777,218 (x8) or 8,388,608 bytes (x16) ...
Page 2
... LOCK BIT configuration. When HIGH, STS indicates that the ISM is ready for a new command. Austin Semiconductor, Inc. reserves the right to change products or specifications without notice. 2 PEM PEM PEM PEM PEM AS28F128J3A Q-Flash Input Buffer 128KB Memory Block (0) 128KB Memory Block (1) 128KB Memory Block (2) 128KB Memory Block (3) WRITE ...
Page 3
... Separate/Isolated Voltage supply for Input/Output bus. Allows Supply 43 voltage matching to different interface standards. Supply 9, 37 Power Supply: 2.7V 3.6V Supply 21,42,48 Ground 1,30,56 No electrical connection or function Austin Semiconductor, Inc. reserves the right to change products or specifications without notice. 3 AS28F128J3A Q-Flash CE1 CE0 Device VIL VIL Enabled VIL VIH Disabled VIH VIL Disabled ...
Page 4
... VIH X VIL VIH X VIL VIH X Dout VIH VIL VPENH Din Test Conditions 4 AS28F128J3A Notes Address 1,2,3 X High Z (VOH with External PU High Z (VOH with External PU) 4 See Table 31 of Numonyx DS High Z (VOH with External PU) 5 See CFI Query of Numonyx DS High Z (VOH with External PU) ...
Page 5
... SCS/BCS 1 WRITE SCS/BCS 1 WRITE SCS 2 WRITE SCS 2 WRITE SCS 2 WRITE 2 WRITE Austin Semiconductor, Inc. reserves the right to change products or specifications without notice. 5 AS28F128J3A First Bus Cycle Second Bus Cycle Address Data Operation Address X FFh X 90h READ IA X 98h READ QA X 70h ...
Page 6
... BYTE\ to Output in High Z CEx High to CEx Low Page Address Access Reset Specifications RP\ Pulse Low time RP\ High to RESET during BLOCK ERASE, PROGRAM, or Lock Bit configuration Notes to Switching Specifications: 1. Sampled, not 100% tested AS28F128J3A Rev. 5.5 3/09 AS28F128J3A Symbol 128Mb Min Max tRS 1.0 tCS 0 tWP 70 ...
Page 7
... AUSTIN SEMICONDUCTOR, INC. Austin Semiconductor, Inc. Mechanical Diagram TSOP, Type 1, 56 Pin (Dimensions in mm) 0.15 +0.03, -0.02 AS28F128J3A Rev. 5.5 3/09 20.00 +/- 0.25 18.40 +/- 0.08 1.20 MAX. SEE DETAIL A 0.25 Gage Plane 0.10 + 0.10, -0.05 Austin Semiconductor, Inc. reserves the right to change products or specifications without notice. 7 PEM PEM PEM PEM PEM AS28F128J3A Q-Flash 0.50 TYP. 0.20 +/- 0.05 0.25 0.10 DETAIL A 0.50 +/- 0.10 0.80 TYP. ...
Page 8
... Configuration o Enhanced Operating Range ( +105 AS28F128J3ARG 15/ET 128Mb, x8/x16 Q Flash AS28F128J3APBG 15/ET 128Mb, x8/x16 Q Flash 0 Extended Operating Range ( +125 AS28F128J3ARG 15/XT 128Mb, x8/x16 Q Flash AS28F128J3APBG 15/XT 128Mb, x8/x16 Q Flash AS28F128J3A Rev. 5.5 3/09 Ball A1 7.00 Ball A1 ID 1.00 Typ. 13.00 +/-0.10 6.50 +/-0.05 Solder Ball Material: 62% Sn., 36% Pb., 2% Ag. Speed (ns) Pkg. ...
Page 9
... Q-FLASH Memory Even Sectored, Single Bit per Cell Architecture REVISION HISTORY Rev # History 5.5 Updated with Numonyx Info AS28F128J3A Rev. 5.5 3/09 AS28F128J3A Release Date March 2009 Austin Semiconductor, Inc. reserves the right to change products or specifications without notice. 9 PEM PEM PEM PEM ...