cx82100 Conexant Systems, Inc., cx82100 Datasheet - Page 180
cx82100
Manufacturer Part Number
cx82100
Description
Home Network Processor Hnp
Manufacturer
Conexant Systems, Inc.
Datasheet
1.CX82100.pdf
(226 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cx82100-11
Manufacturer:
CONEXANT
Quantity:
20 000
Company:
Part Number:
cx82100-41
Manufacturer:
CONEXANT
Quantity:
179
Company:
Part Number:
cx82100-41
Manufacturer:
CONEXANT
Quantity:
16
Part Number:
cx82100-41
Manufacturer:
CONEXANT
Quantity:
20 000
Company:
Part Number:
cx82100-41Z
Manufacturer:
CONEXANT
Quantity:
28
Part Number:
cx82100-41Z
Manufacturer:
CONEXANT
Quantity:
20 000
Company:
Part Number:
cx82100-51
Manufacturer:
CONEXANT
Quantity:
12
9.3.11
9.3.12
9-10
Y = Bit #
15 ≥ Y ≥ 0,
Bit(s)
Bit(s)
Bit(s)
15:0;
13:9
4:0
15
14
8
7
6
5
Type
Type
Type
RR
RR
RR
RR
RR
RR
RR
GPIO Interrupt Status Register 1 for GPIO[15:14; 8:5] (GPIO_ISR1: 0x003500D8)
GPIO Interrupt Status Register 2 for GPIO[31; 27:24; 22:16] (GPIO_ISR2:
0x003500DC)
See specific
Default
Default
Default
Conexant Proprietary and Confidential Information
1’b0
1’b0
1’b0
1’b0
1’b0
1’b0
GPIO_ISR1 is the interrupt input status register for GPIO[15:14; 8:5].
Note:
GPIO_ISR2 is the interrupt input status register for GPIO[31; 27:16].
Note:
bit
CX82100 Home Network Processor Data Sheet
If an interrupt is level-sensitive, the corresponding status bit will remain a 1 as
long as the interrupt source is not removed. The status bit can be cleared only
after the interrupt source is removed and a 1 is written to the bit.
If an interrupt is level-sensitive, the corresponding status bit will remain a 1 as
long as the interrupt source is not removed. The status bit can be cleared only
after the interrupt source is removed and a 1 is written to the bit.
GPIO_IS{X},
15 ≥ X ≥ 0,
X = Y.
GPIO_IS15
GPIO_IS14
GPIO_IS8
GPIO_IS7
GPIO_IS6
GPIO_IS5
Name
Name
Name
GPIO[X] Interrupt Status, 15≥ ≥ ≥ ≥ X≥ ≥ ≥ ≥ 0.
Reading:
bit #Y = 0 = > No interrupt detected on GPIO[X].
bit #Y = 1 = > Interrupt input detected on GPIO[X].
Writing:
0 to bit #Y = > no effect
1 to bit #Y = > clear the interrupt on GPIO[X].
Note: If the interrupt is level-sensitive, the status bit will remain a 1 as
long as the interrupt resource is not removed. The bit can be cleared
only after the resource is removed and a 1 is written to it.
GPIO15 Interrupt Status.
GPIO14 Interrupt Status.
Reserved.
GPIO8 Interrupt Status.
GPIO7 Interrupt Status.
GPIO6 Interrupt Status.
GPIO5 Interrupt Status.
Reserved.
Description
Description
Description
101306C