bt865a Conexant Systems, Inc., bt865a Datasheet - Page 52
![no-image](/images/manufacturer_photos/0/1/156/conexant_systems__inc__sml.jpg)
bt865a
Manufacturer Part Number
bt865a
Description
Ycrcb To Ntsc/pal Digital Video Encoder
Manufacturer
Conexant Systems, Inc.
Datasheet
1.BT865A.pdf
(71 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
bt865aKPF
Manufacturer:
CONEXANT
Quantity:
20 000
Company:
Part Number:
bt865aKRF
Manufacturer:
Conexant
Quantity:
416
Part Number:
bt865aKRF
Manufacturer:
CONEXANT
Quantity:
20 000
Internal Registers
2-4
CBSWAP
PORCH
CCF2B1[7:0]
CCF2B2[7:0]
CCF1B1[7:0]
CCF1B2[7:0]
HSYNCF[9:0]
HSYNCR[9:0]
SYNCDLY
FIELDI
SYNCDIS
ADJHSYNC
SETMODE
SETUPDIS
VIDFORM[3:0]
0 = Normal pixel sequence.
1 = The Cb and Cr pixels can be swapped at the input of the pixel port. Refer to the pixel sequence
0 = Front and back porch timing conforms to ITU-RBT.470-3. Front porch is 1.5 µs and back porch is
1 = Redefine porch timing per CCIR601. This setting allows the full picture with 720 pixels to be
This is the first byte of closed-caption information for the FIELD 2, line 284 for NTSC or line 335 for
PAL. Data is encoded LSB first.
This is the second byte of closed-caption information for the FIELD 2, line 284 for NTSC or line 335 for
PAL. Data is encoded LSB first.
This is the first byte of closed-caption information for the FIELD 1, line 21 for NTSC or line 22 for PAL.
Data is encoded LSB first.
This is the second byte of closed-caption information for the FIELD 1, line 21 for NTSC or line 22 for
PAL. Data is encoded LSB first.
When ADJHSYNC is enabled, these 10 bit registers can be used to program the placement of the falling
and rising edges of HSYNC* relative to the internal horizontal pixel clock. This variable horizontal timing
mode is available in master mode only. For more detail, see the Pixel Input Timing section.
0 = Normal sync timing.
1 = Delayed sync timing.
0 = A “1” on FIELD pin indicates a FIELD 2.
1 = A “1” on FIELD pin indicates a FIELD 1.
0 = Normal HSYNC* operation.
1 = Disable HSYNC* edges during VBI (master mode only).
0 = Output hsync pulse on HSYNC*. The standard hsync pulse falls at the start of a new line and
1 = Output a programmable hsync pulse on HSYNC*. By programming HSYNCR and HSYNCF, HSYNC*
This bit is ignored in master mode (automatic mode detection is not applicable in slave mode).
0 = By default, in slave mode, the video mode is automatically detected. This is further explained in the
SLAVE mode section.
1 = Override automatic mode-detection in slave mode. The mode will be set according to the
VIDFORM[3:0], NONINTL, and SQUARE register bits.
0 = Setup on. The 7.5 IRE setup is enabled for active video lines.
1 = Setup off. The 7.5 IRE setup is disabled.
Configures the device for various worldwide video formats
3
0
1
1
1
section for more information.
9.4 µs for M-systems or 10.5 µs for PAL-systems. The active video region is therefore smaller than
the 720 pixels specified in CCIR601.
encoded by using a portion of both the front and back porch for active video.
remains low for 4.7
can rise and fall at any desired time during each line.
2
0
1
0
1
Bit
1
0
0
0
0
0
0
0
1
1
µ
s.
Conexant
NTSC normal
PAL-M normal
PAL-BDGHIN
Format
PAL-Nc
Typical Market
USA/Japan
W. Europe
Argentina
Brazil
Bt864A/Bt865A Data Sheet
100138C
02/17/03