ATSAM3S ATMEL [ATMEL Corporation], ATSAM3S Datasheet - Page 48

• Manufacturer Part Number: ATSAM3S
• Description: AT91 ARM Cortex M3-based Processor
• Manufacturer: ATMEL [ATMEL Corporation]

12. Embedded Peripherals Overview
12.1
12.2
12.3
48
Serial Peripheral Interface (SPI)
Two Wire Interface (TWI)
Universal Asynchronous Receiver Transceiver (UART)
SAM3S Summary
• Supports communication with serial external devices
• Master or slave serial peripheral bus interface
• Very fast transfers supported
• Master, Multi-Master and Slave Mode Operation
• Compatibility with Atmel two-wire interface, serial memory and I
• One, two or three bytes for slave address
• Sequential read/write operations
• Bit Rate: Up to 400 kbit/s
• General Call Supported in Slave Mode
• Connecting to PDC channel capabilities optimizes data transfers in Master Mode only
• Two-pin UART
– Four chip selects with external decoder support allow communication with up to 15
– Serial memories, such as DataFlash and 3-wire EEPROMs
– Serial peripherals, such as ADCs, DACs, LCD Controllers, CAN Controllers and
– External co-processors
– 8- to 16-bit programmable data length per chip select
– Programmable phase and polarity per chip select
– Programmable transfer delays between consecutive transfers and between clock
– Programmable delay between consecutive transfers
– Selectable mode fault detection
– Transfers with baud rates up to MCK
– The chip select line may be left active to speed up transfers on the same device
– One channel for the receiver, one channel for the transmitter
– Next buffer support
– Independent receiver and transmitter with a common programmable Baud Rate
– Even, Odd, Mark or Space Parity Generation
– Parity, Framing and Overrun Error Detection
– Automatic Echo, Local Loopback and Remote Loopback Channel Modes
– Support for two PDC channels with connection to receiver and transmitter
peripherals
Sensors
and data per chip select
Generator
2
C compatible devices
6500AS–ATARM–11-Dec-09