IDT72V2103 IDT [Integrated Device Technology], IDT72V2103 Datasheet - Page 15

no-image

IDT72V2103

Manufacturer Part Number
IDT72V2103
Description
3.3 VOLT HIGH-DENSITY SUPERSYNC II NARROW BUS FIFO
Manufacturer
IDT [Integrated Device Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT72V2103L10PF
Manufacturer:
IDT
Quantity:
500
Part Number:
IDT72V2103L10PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V2103L10PF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V2103L10PFI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V2103L10PFI8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V2103L15PF
Manufacturer:
IDT
Quantity:
7
Part Number:
IDT72V2103L15PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V2103L6PFI
Manufacturer:
IDT
Quantity:
650
Part Number:
IDT72V2103L7-5PF
Manufacturer:
IDT
Quantity:
3
IDT72V2103/72V2113 3.3V HIGH DENSITY SUPERSYNC II
IDT72V263/273/283/293/103/113 3.3V HIGH DENSITY SUPERSYNC II
8K x 18, 16K x 9/18, 32K x 9/18, 64K x 9/18, 128K x 9/18, 256K x 9/18, 512K x9
131,072 x 18/262,144 x 9, 262,144 x 18/524,288 x 9
IDT72V2103/72V2113
2nd Parallel Offset Write/Read Cycle
3rd Parallel Offset Write/Read Cycle
6th Parallel Offset Write/Read Cycle
D/Q8
D/Q8
D/Q8
4th Parallel Offset Write/Read Cycle
D/Q8
5th Parallel Offset Write/Read Cycle
D/Q8
D/Q8
1st Parallel Offset Write/Read Cycle
16
16
8
8
15
EMPTY OFFSET REGISTER
15
EMPTY OFFSET REGISTER
EMPTY OFFSET REGISTER
7
7
FULL OFFSET REGISTER
FULL OFFSET REGISTER
FULL OFFSET REGISTER
14
14
6
6
13
13
5
5
x9 Bus Width
12
12
4
4
Figure 3. Programmable Flag Offset Programming Sequence
11
19
19
11
3
3
18
10
18
10
2
2
17
17
D/Q0
D/Q0
D/Q0
D/Q0
D/Q0
D/Q0
1
9
1
9
TM
NARROW BUS FIFO
TM
15
NARROW BUS FIFO
D/Q17
D/Q17
D/Q17
D/Q17
1st Parallel Offset Write/Read Cycle
2nd Parallel Offset Write/Read Cycle
3rd Parallel Offset Write/Read Cycle
4th Parallel Offset Write/Read Cycle
IDT72V2103/72V2113
D/Q16
D/Q16
D/Q16
D/Q16
16
16
15
16
15
16
15
14
15
14
14
13
14
13
EMPTY OFFSET (LSB) REGISTER
EMPTY OFFSET (MSB) REGISTER
FULL OFFSET (LSB) REGISTER
FULL OFFSET (MSB) REGISTER
13
13
12
12
Data Inputs/Outputs
Data Inputs/Outputs
Data Inputs/Outputs
Data Inputs/Outputs
12
11
12
11
# of Bits Used:
18 bits for the IDT72V2103
19 bits for the IDT72V2113
Note: All unused bits of the
LSB & MSB are don’t care
17 bits for the IDT72V2103
18 bits for the IDT72V2113
Note: All unused bits of the
LSB & MSB are don’t care
10
10
# of Bits Used:
11
11
10
10
9
9
All Other Modes
x9 to x9 Mode
D/Q8
D/Q8
4666 drw 06
9
9
8
8
8
8
x18 Bus Width
7
7
7
7
6
6
6
6
# of Bits Used
5
5
5
5
COMMERCIAL AND INDUSTRIAL
4
4
4
4
3
3
3
3
18
18 17
18
18 17
2
2
2
2
TEMPERATURE RANGES
D/Q0
D/Q0
D/Q0
D/Q0
17
17
1
1
1
1
Non-Interspersed
Parity
Interspersed
Parity
6119 drw 06

Related parts for IDT72V2103