FM24C16C-G RAMTRON [Ramtron International Corporation], FM24C16C-G Datasheet
FM24C16C-G
Available stocks
Related parts for FM24C16C-G
FM24C16C-G Summary of contents
Page 1
... Write Protect VSS Ground VDD Supply Voltage Ordering Information “Green”/RoHS 8-pin SOIC FM24C16C-G “Green”/RoHS 8-pin SOIC, FM24C16C-GTR Tape & Reel Ramtron International Corporation 1850 Ramtron Drive, Colorado Springs, CO 80921 (800) 545-FRAM, (719) 481-7000 VDD WP SCL SDA www.ramtron.com ...
Page 2
... Write Protect: When WP is high, the entire array is write-protected. When WP is low, all addresses may be written. This pin is internally pulled down. VDD Supply Supply Voltage (5V) VSS Supply Ground connect Rev. 1.1 May 2011 FM24C16C - 16Kb 5V I2C F-RAM Address Latch Figure 1. Block Diagram 256 x 64 FRAM Array 8 Data Latch Page ...
Page 3
... Overview The FM24C16C is a serial FRAM memory. The memory array is logically organized as a 2,048 x 8 memory array and is accessed using an industry standard two-wire interface. Functional operation of the FRAM is similar to serial EEPROMs. The major difference between the FM24C16C and a serial EEPROM with the same pinout relates to its superior write performance ...
Page 4
... If the receiver acknowledges the last byte, this will cause the FM24C16C to attempt to drive the bus on the next clock while the master is sending a new command such as a Stop. ...
Page 5
... All data transfer occurs MSB (most significant bit) first. Rev. 1.1 May 2011 Memory Operation The FM24C16C is designed to operate in a manner very similar to other 2-wire interface memory products. The major differences result from the A0 R/W higher performance write capability of FRAM technology ...
Page 6
... FM24C16C should read out the next sequential byte. There are four ways to properly terminate a read operation. Failing to properly terminate the read will most likely create a bus contention as the FM24C16C Rev. 1.1 May 2011 Address & Data ...
Page 7
... Therefore, endurance cycles are applied for each read or write cycle. The memory architecture is based on an array of rows and columns. Each read or write access causes an endurance cycle for an entire row. In the FM24C16C, a row is 64 bits wide. Every 8-byte boundary marks Rev. 1.1 May 2011 ...
Page 8
... DD Min 4.5 -0 other inputs -0.3V Stop command issued FM24C16C - 16Kb 5V I2C F-RAM Ratings -1.0V to +7.0V -1.0V to +7.0V and V < V +1. -55C to +125C 260 C 2.5kV 1.25kV 100V MSL-1 Typ Max Units Notes 5.0 5.5 V A 100 ...
Page 9
... DD Max Units min 4.5V to 5.5V unless otherwise specified) DD min) DD waveform. DD FM24C16C - 16Kb 5V I2C F-RAM Max Min Max Units Notes 400 0 1000 kHz 1 s 0.6 s 0.4 s 0.9 0.55 s 0.5 s 0.25 s 0. 100 ns 300 300 ...
Page 10
... HIGH 1/fSCL t AA Stop Start t HD:DAT t t SU:DAT HD:STA Stop Start Min FM24C16C - 16Kb 5V I2C F-RAM Equivalent AC Load Circuit 5.5V 1700 Output 100 LOW t HD:DAT t SU:DAT t DH Acknowledge t AA Acknowledge Max Units Notes ...
Page 11
... SOIC Package Marking Scheme Legend: XXXXXX= part number, P= package type XXXXXXX-P R=rev code, LLLLLLL= lot code RLLLLLLL RIC=Ramtron Int‟l Corp, YY=year, WW=work week RICYYWW Example: FM24C16C, “Green” SOIC package, Year 2010, Work Week 49 FM24C16C-G A00002G1 RIC1049 Rev. 1.1 May 2011 Recommended PCB Footprint 3.90 0.10 6.00 0.20 ± ...
Page 12
... Revision History Revision Date 1.0 3/22/2011 1.1 5/20/2011 Rev. 1.1 May 2011 Summary Initial Release Added ESD ratings. FM24C16C - 16Kb 5V I2C F-RAM Page ...