saa5355 NXP Semiconductors, saa5355 Datasheet - Page 4
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
saa5355
Manufacturer Part Number
saa5355
Description
Single-chip Colour Crt Controller Ftfrom
Manufacturer
NXP Semiconductors
Datasheet
1.SAA5355.pdf
(31 pages)
Philips Semiconductors
PINNING
March 1986
1
2
3
4 to 19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
Single-chip colour CRT controller
(FTFROM)
V
BUFEN
RE
A16 to A1/
D15 to D0
V
REF
B
G
R
VDS
OD
CLKO
SAND
F1/F6
F6
VCS/OSCO
TCS
FS/DDA
UDS
LDS
DTACK
BR
AS
R/W(S/R)
V
SS(1)
SS(2)
DD
Ground (0 V).
Buffer enable input to the 8-bit link-through buffer.
Register enable input. This enables A1 to A6 and UDS as inputs,
and D8 to D15 as input/outputs.
Multiplexed address and data bus input/outputs. These pins also function as the
8-bit link-through buffer.
Ground (0 V).
Analogue reference input.
Analogue outputs (signals are gamma-corrected).
Switching output for dot, screen (row), box and window video data; for use when
video signal is present (e.g. from tv, VLP, alpha photographic layer). This output
is LOW for tv display and HIGH for text and will interface directly with a number of
colour decoder ICs (e.g. TDA3563, TDA3562A).
Output disable causing R, G, B and VDS outputs to go to high-impedance state.
Can be used at dot-rate.
12 MHz clock output for hard-copy dot synchronization (referenced to output
dots).
Sandcastle feedback output for SAA5230 teletext video processor or other circuit.
Used when the display must be locked to the video source (e.g. VLP).
The phase-lock part of the sandcastle waveform can be disabled to allow
free-running of the SAA5230 phase-locked loop.
1,00699 MHz or 6,041957 MHz output.
6,041957 MHz clock input (e.g. from SAA5230). Internal a.c. coupling is provided.
Video composite sync input (e.g. from SAA5230) for phase reference of vertical
display timing when locking to a video source (e.g. VLP) or, in stand-alone sync
mode, output from internal oscillator circuit (fixed frequency).
Text composite sync input/output depending on master/slave status.
Field sync pulse output or defined-display-area flag output (both referenced to
output dots).
Upper data strobe input/output.
Lower data strobe output.
Data transfer acknowledge (open drain output).
Bus request to microprocessor (open drain output).
Address strobe output to external address latches.
Read/write input/output. Also serves as send/receive for the link-through buffer.
Positive supply voltage ( 5 V).
4
Product specification
SAA5355