saa5355 NXP Semiconductors, saa5355 Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
saa5355
Manufacturer Part Number
saa5355
Description
Single-chip Colour Crt Controller Ftfrom
Manufacturer
NXP Semiconductors
Datasheet
1.SAA5355.pdf
(31 pages)
Philips Semiconductors
Notes to the characteristics
1. Pin 30 must be biased externally.
2. Value under investigation
3. 16-level analogue voltage outputs.
4. Output voltage guaranteed when programmed for top level.
5. All timings are related to a 6,00 MHz clock.
6. CLKO, R, G, B, F1/F6, VDS: C
7. CLKO, F1/F6, VDS, FS/DDA: reference levels = 0,8 to 2,0 V
8. These times may momentarily be reduced to a nominal 83 ns in slave-sync mode at the moment of
9. C
10. Reference levels = 0,8 to 2,0 V.
11. Microprocessor write cycle times of less than 500 ns are permitted but often result in Wait States being generated,
March 1986
Microprocessor WRITE to FTFROM (Fig.10)
Write cycle time (note 11)
R/W LOW set-up to UDS fall
RE LOW to UDS fall
Address valid to UDS fall
UDS LOW time
Data valid to UDS rise
UDS LOW to DTACK LOW
UDS HIGH to DTACK rise
UDS HIGH to data hold
UDS HIGH to address hold
UDS HIGH to RE rise
UDS HIGH to R/W rise
F1/F6 to memory access cycle (Fig.11)
UDS HIGH to F6 (component of F1/F6) rise
F6 (component of F1/F6) HIGH to UDS rise
SYNCHRONIZATION and BLANKING
TCS, SAND, FS/DDA
See Fig.12 for timing relationships
and Fig.13 for vertical sync and
blanking waveforms.
Single-chip colour CRT controller
(FTFROM)
FS/DDA: C
R, G, B: reference levels = 0,8 to 2,0 V with V
re-synchronization.
the precise timing of DTACK will then depend on the internal synchronization time.
L
= 150 pF.
L
= 50 pF
PARAMETER
L
= 25 pF.
REF
= 2,7 V
11
t
t
t
t
t
t
t
t
t
t
t
t
t
t
WCY
WUD
RES
ASS
LUS
DSS
DTA
DTR
DSH
DSA
SRE
UDW
UF6
F6U
SYMBOL
500
0
30
30
100
80
0
0
10
10
10
0
20
40
MIN.
TYP.
Product specification
60
75
MAX.
SAA5355
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
UNIT