mt18jsf25672ay-1g1 Micron Semiconductor Products, mt18jsf25672ay-1g1 Datasheet - Page 15
![no-image](/images/no-image-200.jpg)
mt18jsf25672ay-1g1
Manufacturer Part Number
mt18jsf25672ay-1g1
Description
2gb, 4gb X72, Ecc, Dr 240-pin Ddr3 Sdram Udimm
Manufacturer
Micron Semiconductor Products
Datasheet
1.MT18JSF25672AY-1G1.pdf
(20 pages)
Capability Register
Table 17:
Table 18:
Configuration Register
Table 19:
PDF: 09005aef83014429/Source: 09005aef83014466
JSF18C256_512x72A.fm - Rev. C 5/08 EN
15:5
Critical lock
Bit
4:3
0
1
2
RFU
RFU
RFU
15
15
bit
7
7
Description
Basic capability
1: Has alarm and critical trip point capabilities
Accuracy
0: ±2°C over the active range and ±3°C over the monitor range
1: ±1°C over the active range and ±2°C over the monitor range
Wider range
0: Temperatures lower than 0°C are clamped to a binary value of 0
1: Temperatures below 0°C can be read
Temperature resolution
00: 0.5°C LSB
01: 0.25°C LSB
10: 0.125°C LSB
11: 0.0625°C LSB
0: Must be set to zero
Capability Register (Address: 0x00)
Capability Register Bit Descriptions
Configuration Register (Address: 0x01)
Alarm lock bit
RFU
RFU
RFU
14
14
6
6
The capability register indicates the features and functionality supported by the temper-
ature sensor. This register is a read-only register.
Clear event
RFU
RFU
RFU
13
13
5
5
Event output
2GB, 4GB (x72, ECC, DR) 240-Pin DDR3 SDRAM UDIMM
Temperature resolution
status
RFU
RFU
12
12
4
4
Bit
Bit
Bit
Bit
15
Event output
control
RFU
RFU
11
11
3
3
Micron Technology, Inc., reserves the right to change products or specifications without notice.
Critical event
Wider range
only
RFU
10
10
2
2
Hysteresis
Electrical Specifications
Event polarity
©2008 Micron Technology, Inc. All rights reserved
Precision
RFU
9
1
9
1
temperature
Event mode
and critical
Shutdown
Has alarm
mode
RFU
8
0
8
0