mt18hts25672rhy-53e Micron Semiconductor Products, mt18hts25672rhy-53e Datasheet - Page 11

no-image

mt18hts25672rhy-53e

Manufacturer Part Number
mt18hts25672rhy-53e
Description
2gb, 4gb X72, Ecc, Dr 200-pin Ddr2 Sdram Sordimm
Manufacturer
Micron Semiconductor Products
Datasheet
Table 12:
Table 13:
PDF: 09005aef828665bd/Source: 09005aef828665a3
HTS18C_256_512x72RH.fm - Rev. B 5/08 EN
Parameter
Parameter
DC high-level input voltage
DC low-level input voltage
Input voltage (limits)
Input differential-pair cross
voltage
Input differential voltage
Input differential voltage
Input current
Output disabled current
Static supply current
Dynamic supply
Input capacitance
Stabilization time
Input clock slew rate
SSC modulation frequency
SSC clock input frequency deviation
PLL loop bandwidth (–3dB from unity gain)
PLL Specifications
CUA845 device or JESD82-21 equivalent
PLL Clock Driver Timing Requirements and Switching Characteristics
Notes:
1. PLL timing and switching specifications are critical for proper operation of the DDR2 DIMM.
Symbol
V
V
This is a subset of parameters for the specific PLL used.
I
ID
ID
I
DDLD
V
V
V
I
C
V
ODL
DD
I
(
(
IN
IH
IN
IX
IL
I
DC
AC
)
)
OE, OS, FBIN, FBIN#
OE, OS, CK, CK#
OE, OS, CK, CK#
2GB, 4GB (x72, ECC, DR) 200-Pin DDR2 SDRAM SORDIMM
Each input
CK, CK#
Pins
n/a
11
(not connected to a PCB)
CK and CK# = 410 MH
OE = L, V
all output are open
Differential input
Differential input
Differential input
V
V
V
I
I
I
Condition
= V
= V
= V
LVCMOS
LVCMOS
C
Micron Technology, Inc., reserves the right to change products or specifications without notice.
Symbol
L
ODL
DD
DD
DD
= 0pf
slr(i)
t
L
or V
or V
or V
= 100mV
Register and PLL Specifications
SS
SS
SS
Z
Min
1.0
0.0
2.0
30
0.65 × V
(V
–250
Min
–0.3
DD
0.15
–10
100
0.3
0.6
2
/2) -
©2007 Micron Technology, Inc. All rights reserved.
DD
–0.50
Max
0.35 × V
V
V
V
(V
15
33
4
DD
DD
DD
Max
DD
0.15
250
500
300
10
3
+ 0.3
+ 0.4
+ 0.4
/2) +
DD
Units
MHz
V/ns
kHz
Units
µs
%
mA
µA
µA
µA
µA
pF
V
V
V
V
V
V

Related parts for mt18hts25672rhy-53e