zl50408 Zarlink Semiconductor, zl50408 Datasheet - Page 87

no-image

zl50408

Manufacturer Part Number
zl50408
Description
Managed 8-port 10/100m 1-port 10/100/1000m Ethernet Switch
Manufacturer
Zarlink Semiconductor
Datasheet
13.3.6.8
I²C Address h074, CPU Address 518
Accessed by CPU and I²C (R/W)
13.3.6.9
I²C Address h075, CPU Address 519
Accessed by CPU and I²C (R/W)
Buffer reservation for class 1. Granularity 16 granules . (Default 0)
13.3.6.10
I²C Address h076, CPU Address 51A
Accessed by CPU and I²C (R/W)
Buffer reservation for class 2. Granularity 16 granules . (Default 0)
13.3.6.11
I²C Address h077, CPU Address 51B
Accessed by CPU and I²C (R/W)
Buffer reservation for class 3. Granularity 16 granules . (Default 0)
13.3.6.12
I²C Address h056; CPU Address:h530
Accessed by CPU and I²C (R/W)
Registers AVPML, AVPMM, and AVPMH allow the eight VLAN Tag priorities to map into eight Internal level transmit
priorities. Under the Internal transmit priority, seven is the highest priority where as zero is the lowest. This feature
allows the user the flexibility of redefining the VLAN priority field. For example, programming a value of 7 into bit 2:0
of the AVPML register would map packet VLAN priority 0 into Internal transmit priority 7. The new priority is used
inside the ZL50408. When the packet goes out it carries the original priority.
Bits [7:0]:
Bits [7:0]:
Bits [7:0]:
Bits [7:0]:
Bit [2:0]:
Bit [5:3]:
Bit [7:6]:
SFCB – Share FCB Size
C1RS – Class 1 Reserve Size
C3RS – Class 3 Reserve Size
C2RS – Class 2 Reserve Size
AVPML – VLAN Tag Priority Map
Expressed in multiples of 16 granules. Buffer reservation for shared pool.
Class 1 FCB Reservation
Class 2 FCB Reservation
Class 3 FCB Reservation
Priority when the VLAN tag priority field is 0 (Default 0)
Priority when the VLAN tag priority field is 1 (Default 0)
Priority when the VLAN tag priority field is 2 (Default 0)
Zarlink Semiconductor Inc.
ZL50408
87
Data Sheet

Related parts for zl50408