tea5761uk NXP Semiconductors, tea5761uk Datasheet - Page 14

no-image

tea5761uk

Manufacturer Part Number
tea5761uk
Description
Tea5761uk Low-voltage Single Chip Fm-stereo Radio
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TEA5761UK
Manufacturer:
NXP
Quantity:
763
Part Number:
TEA5761UK
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
tea5761uk/N3/S15
Manufacturer:
NXP
Quantity:
42 000
Company:
Part Number:
tea5761uk/N3/S15
Quantity:
4 000
Part Number:
tea5761uk/N3/S16
Manufacturer:
NXP
Quantity:
46 510
Company:
Part Number:
tea5761uk/N3/S16
Quantity:
396
Part Number:
tea5761uk/N4
Manufacturer:
PHI
Quantity:
10 868
Part Number:
tea5761uk/N4/S16
Manufacturer:
PARADIGM
Quantity:
22 361
Part Number:
tea5761uk/N4/S16
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
tea5761uk3S16TS
Manufacturer:
ST
0
Part Number:
tea5761uk4S
Manufacturer:
ST
0
Philips Semiconductors
9397 750 13451
Product data sheet
9.1.1 Interrupt clearing
9.1.2 Timing
9.1.3 Reset
The interrupt flag register contains the flags set according to the behavior outlined in
Section
(hardware interrupt line) depending on the status of the corresponding mask bit in
A logic 1 in the mask register enables the hardware interrupt for that flag.
Hence, it is conceivable that, with all the mask bits cleared, the software could operate in
a continuous polling mode that reads the interrupt flag register for any bits that may be
set.
Interrupt mask bits are always cleared after reading the first two bytes of the interrupt
register. This is to control multiple hardware interrupts; see
The interrupt flag and mask bits are always cleared after:
The timing sequence for the general operation interrupts is shown in
a read access of the interrupt register INTFLAG and a subsequent (though not
necessarily immediate) write to the mask register INTMSK. It also indicates the two key
timing points A and B
If an interrupt event occurs while the register is being accessed (after point A), it must be
held until after the mask register is cleared at the end of the read operation (point B
Point A is after the R/W bit has been decoded and point B
been received from the master after the first two bytes have been sent.
The LOW time for the INTX line (t
it can be shorter if a read of the INTMSK and INTFLAG registers occurs within t
A reset can be performed at any time by a simple read of the interrupt registers (byte0R
and byte1R), which automatically clears the interrupt flags and masks.
they have been read via the I
a power-on reset
9.2. When these flags are set they can also cause pin INTX to go active
1
Rev. 01 — 2 August 2006
or B
2
.
2
L
C-bus
) has a maximum value specified in
Low voltage single-chip FM stereo radio
2
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
is where the acknowledge has
Figure
TEA5761UK
5.
Figure 5
Table
30. However,
and shows
L
.
Table
14 of 44
2
).
7.

Related parts for tea5761uk