ak4620b AKM Semiconductor, Inc., ak4620b Datasheet - Page 17

no-image

ak4620b

Manufacturer Part Number
ak4620b
Description
24-bit 192khz Audio Codec With Ipga
Manufacturer
AKM Semiconductor, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ak4620bVF-E2
Manufacturer:
AKM
Quantity:
1 001
Part Number:
ak4620bVF-E2
Manufacturer:
AKM
Quantity:
20 000
Part Number:
ak4620bVFP-E2
Manufacturer:
HISILCON
Quantity:
1 001
ASAHI KASEI
In serial mode, the AK4620B can digitize either PCM data or DSD data. The P/D bit controls PCM/DSD mode. When
DSD mode, DSD data input occurs on DCLK, DSDL and DSDR pins. The ADC and IPGA are in power down mode. In
PCM mode, PCM data input occurs on BICK, SDTI and LRCK pins. When PCM/DSD mode changes (D/P bit), the
AK4620B should be reset by setting RSTAD and RSTDA bits to “0” or by grounding the PDN pin. It takes from 2/fs to
3/fs to change the mode. In parallel mode, AK4620B can only process PCM data.
1. PCM Mode
AK4620B requires MCLK, BICK and LRCK external clocks. MCLK should be synchronized with LRCK but the phase
is not critical. External clocks (MCLK, BICK and LRCK) should always be present whenever the AK4620B is in normal
operation mode (PDN pin = “H” and either the ADC and DAC is in normal operation mode). If these clocks are not
provided, the AK4620B may draw excess current due to dynamic refresh of internal logic. If the external clocks are not
present, the AK4620B should be in the power-down mode (PDN pin = “L” or power down both the ADC and DAC by the
register). After exiting reset (PDN pin = “L”
and LRCK are provided.
As the AK4620B includes the phase detect circuit for LRCK, the AK4620B is reset automatically when the
synchronization is out of phase by changing the clock frequencies.
MS0401-E-00
1-1. Serial mode (P/S pin= “L”)
D/A Conversion Mode
System Clock Input
As shown in Table 2, Table 3 and Table 4, select the MCLK frequency by setting CMODE, CKS0-1 and DFS0-1
(DFS0 bit and DFS0 pin are internally ORd). These registers are changed when RSTAD bit = RSTDA bit = “0”.
DFS1 bit
0
0
1
1
OR of DFS0 bit /
DFS0 pin
D/P bit
Table 2. Sampling speed in serial mode
0
1
Table 1. DSD/PCM Mode Control
0
1
0
1
OPERATION OVERVIEW
“H”) at power-up etc., the AK4620B is in power-down mode until MCLK
DAC mode
PCM
DSD
- 17 -
Normal speed
Double speed
Quad speed
Mode
N/A
Power down
ADC mode
PCM
108kHz-216kHz
54kHz-108kHz
Sampling Rate
32kHz-54kHz
-
Default
[AK4620B]
2005/07

Related parts for ak4620b