cyrf6936 Cypress Semiconductor Corporation., cyrf6936 Datasheet - Page 12

• Manufacturer Part Number: cyrf6936
• Description: Wirelessusb Lp 2.4 Ghz Radio Soc
• Manufacturer: Cypress Semiconductor Corporation.

Document #: 38-16015 Rev. *G
Register Descriptions
All registers are read and writable, except where noted. Registers may be written to or read from either individually or in sequential
groups.
Table 5. Register Map Summary
Address
0x00
0x01
0x02
0x03
0x04
0x05
0x06
0x07
0x08
0x09
0x0A
0x0B
0x0C
0x0D
0x0E
0x0F
0x10
0x11
0x12
0x13
0x14
0x15
0x16
0x17
0x18
0x19
0x1A
0x1B
0x1C
0x1D
0x1E
0x1F
0x26
0x27
0x28
0x29
0x32
0x35
0x39
Register Files
0x20
0x21
0x22
0x23
0x24
0x25
Notes
1. b = read/write; r = read only; w = write only; ‘-’ = not used, default value is undefined.
2. SOP_CODE_ADR default = 0x17FF9E213690C782.
3. DATA_CODE_ADR default = 0x02F9939702FA5CE3012BF1DB0132BE6F.
4. PREAMBLE_ADR default = 0x333302.
CHANNEL_ADR
TX_LENGTH_ADR
TX_CTRL_ADR
TX_CFG_ADR
TX_IRQ_STATUS_ADR
RX_CTRL_ADR
RX_CFG_ADR
RX_IRQ_STATUS_ADR
RX_STATUS_ADR
RX_COUNT_ADR
RX_LENGTH_ADR
PWR_CTRL_ADR
XTAL_CTRL_ADR
IO_CFG_ADR
GPIO_CTRL_ADR
XACT_CFG_ADR
FRAMING_CFG_ADR
DATA32_THOLD_ADR
DATA64_THOLD_ADR
RSSI_ADR
EOP_CTRL_ADR
CRC_SEED_LSB_ADR
CRC_SEED_MSB_ADR
TX_CRC_LSB_ADR
TX_CRC_MSB_ADR
RX_CRC_LSB_ADR
RX_CRC_MSB_ADR
TX_OFFSET_LSB_ADR
TX_OFFSET_MSB_ADR
MODE_OVERRIDE_ADR
RX_OVERRIDE_ADR
TX_OVERRIDE_ADR
XTAL_CFG_ADR
CLK_OVERRIDE_ADR
CLK_EN_ADR
RX_ABORT_ADR
AUTO_CAL_TIME_ADR
AUTO_CAL_OFFSET_ADR
ANALOG_CTRL_ADR
TX_BUFFER_ADR
RX_BUFFER_ADR
SOP_CODE_ADR
DATA_CODE_ADR
PREAMBLE_ADR
MFG_ID_ADR
Mnemonic
XOUT OP
Not Used
Not Used
Not Used
Not Used
Not Used
AGC EN
RX ACK
PMU EN
ACK EN
SOP EN
ACK RX
IRQ OD
ACK TX
TX GO
RX GO
RXOW
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
SOP
HEN
IRQ
IRQ
OS
b7
XOUT FN
RXTX DLY
LVIRQ EN
PKT ERR
MISO OP
SOP LEN
FRC PRE
Not Used
SOPDET
IRQ POL
Not Used
Not Used
Not Used
Not Used
Not Used
TX CLR
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
LNA
IRQ
IRQ
b6
LV
MAN RXACK
DATA CODE
PMU Mode
ABORT EN
XSIRQ EN
PACTL OP
EOP ERR
FRC END
FRC SEN
MISO OD
Not Used
Not Used
Not Used
LENGTH
LEN EN
HINT
TXB15
IRQEN
TXB15
RXB16
IRQEN
RXB16
RSVD
RSVD
RSVD
RSVD
RSVD
Force
IRQ
ATT
IRQ
LNA
b5
XOUT OD
Not Used
Not Used
Not Used
Not Used
IRQ OP
TXACK
AUTO_CAL_OFFSET
IRQEN
IRQEN
RXDR
RSVD
RSVD
RSVD
RSVD
RSVD
RXB8
RXB8
CRC0
TXB8
TXB8
HILO
MAN
FRC
IRQ
IRQ
AUTO_CAL_TIME
b4
CRC SEED MSB
CRC SEED LSB
SOP Code File
Data Code File
DATA MODE
FRC AWAKE
RX Buffer File
Preamble File
TX Buffer File
STRIM LSB
MFG ID File
TX Length
RX Length
CRC MSB
CRC MSB
RX Count
CRC LSB
CRC LSB
FAST TURN
OVRD ACK
START DLY
PACTL OD PACTL GPIO
END STATE
DIS CRC0
Bad CRC
Not Used
XOUT IP
IRQEN
IRQEN
RSVD
RSVD
RSVD
RSVD
TXB0
TXB0
RXB1
RXB1
Channel
IRQ
IRQ
EN
b3
LVI TH
DIS RXCRC
DIS TXCRC
TXBERR
TXBERR
RXBERR
Not Used
RXBERR
RX Code
Not Used
MISO IP
IRQEN
IRQEN
RSVD
RSVD
RSVD
RSVD
RSVD
IRQ
IRQ
SOP TH
b2
TH64
RSSI
STRIM MSB
TH32
EOP
PA SETTING
RXOW EN
PACTL IP
SPI 3PIN
Not Used
RX INV
IRQEN
IRQEN
RSVD
RSVD
RSVD
RXC
RXC
FREQ
TXC
TXC
ACE
RXF
RXF
IRQ
IRQ
b1
RX Data Mode
PMU OUTV
ACK TO
ALL SLOW
IRQ GPIO
Not Used
VLD EN
IRQEN
IRQEN
TX INV
IRQ IP
RSVD
RSVD
RSVD
RSVD
RXE
RXE
RST
TXE
TXE
IRQ
IRQ
b0
CYRF6936
00000000
00000000
00000000
10100000
10100101
10100100
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
Default
-1001000
00000011
00000111
10010-10
00000000
1-000000
0-100000
00000000
0000000-
00000011
000--100
00000--0
--000101
11111111
11111111
----0100
---01010
----0000
0000----
Note 2
Note 3
Note 4
--------
--------
--------
--------
--------
--------
--------
Page 12 of 40
NA
[1]
wwwww--w
wwwwwww
wwwwwww
wwwwwww
wwwwwww
wwwwwww
wwwwwww
wwwwwww
wwwwwww
Access
bbbbbbbb
bbbbbbbb
bbbbbbbb
bbbbbbbb
b-bbbbbb
bbbbbbbb
bbbbbbbb
bbbbbbbb
bbbbbbbb
bbbbbbbb
bbbbbbbb
bbbbbbbb
bbbbbbbb
bbbbbbbb
-bbbbbbb
bbbbb-bb
bbb-bbbb
bbbbbbb-
--bbbbbb
bbb--bbb
---bbbbb
bbbbrrrr
----bbbb
----bbbb
brrrrrrr
rrrrrrrr
rrrrrrrr
rrrrrrrr
rrrrrrrr
r-rrrrrr
rrrrrrrr
rrrrrrrr
rrrrrrrr
rrrrrrrr
rrrrrrrr
rrrrrrrr
w
w
w
w
w
w
w
w
[1]
[+] Feedback