hsp50215 Intersil Corporation, hsp50215 Datasheet - Page 20
![no-image](/images/manufacturer_photos/0/3/342/intersil_corporation_sml.jpg)
hsp50215
Manufacturer Part Number
hsp50215
Description
Digital Upconverter
Manufacturer
Intersil Corporation
Datasheet
1.HSP50215.pdf
(21 pages)
AC Electrical Specifications
NOTE:
AC Test Load Circuit
REFCLK Clock Period (Commercial)
REFCLK Clock Period (Industrial)
REFCLK High
REFCLK Low
Setup Time CAS(15:0), SYNCIN to REFCLK
Hold Time CAS(15:0), SYNCIN to REFCLK
Setup Time A(9:0) to Rising Edges of WR or CE Low
Setup Time C(15:0) to Rising Edges of WR or CE Low
Hold Time A(9:0) to Rising Edges of WR or CE Low
Hold Time C(15:0) to Rising Edges of WR or CE Low
Read Address Low to Data Valid
Rising Edge of WR or CE to FIFORDY High (FIFO Write)
REFCLK to OUT(15:0)
REFCLK to SYNCOUT, SAMPCLK and FIFORDY Valid
WR High
WR Low
RD Low
RD LOW and CE LOW to Data Valid
RD HIGH and CE HIGH to Output Disable
Output Enable Time
Output Disable Time
Output Rise, Fall Time
5. AC tests performed with C
6. Controlled via design or process parameters and not directly tested. Characterized upon initial design and at major process or design changes.
Test V
IH
= 3.0V, V
IHC
= 4.0V, V
3-441
PARAMETER
L
= 40pF, I
SWITCH S
†
TEST HEAD CAPACITANCE
IL
= 0V.
OL
V
CC
1
= 2mA, and I
OPEN FOR I
= 5 5%, T
DUT
CCSB
OH
A
= 0
= -400 A. Input reference level for CLK is 2.0V, all other inputs 1.5V.
C
AND I
L
o
†
C to 70
HSP50215
S
1
CCOP
o
C, Commercial; T
SYMBOL
t
t
t
t
t
t
t
t
WRH
t
t
t
t
t
t
t
t
t
t
ADO
DOC
WRL
RDO
ROD
t
t
t
t
CH
DH
CH
WF
DO
OE
OD
EQUIVALENT CIRCUIT
CP
CP
CL
DS
AS
CS
AH
RL
RF
I
OH
A
= -40
1.5V
o
C to 85
MIN
19
21
12
12
7
7
6
1
6
2
2
7
7
9
-
-
-
-
-
-
-
-
52MHz
o
C, Industrial (Note 5)
I
OL
(Note 6)
(Note 6)
(Note 6)
MAX
16
12
10
8
8
7
8
5
-
-
-
-
-
-
-
-
-
-
-
-
-
-
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns