ata5773 ATMEL Corporation, ata5773 Datasheet - Page 182

no-image

ata5773

Manufacturer Part Number
ata5773
Description
Microcontroller With Uhf Ask/fsk Transmitter
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATA5773
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ata5773-PXQW
Manufacturer:
ATMEL
Quantity:
3 500
Part Number:
ata5773-PXQW
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
15.2
15.2.1
15.2.2
130
Register Description
ATtiny24/44/84
ADCSRB – ADC Control and Status Register B
ACSR – Analog Comparator Control and Status Register
Table 15-1.
• Bit 6 – ACME: Analog Comparator Multiplexer Enable
When this bit is written logic one and the ADC is switched off (ADEN in ADCSRA is zero), the
ADC multiplexer selects the negative input to the Analog Comparator. When this bit is written
logic zero, AIN1 is applied to the negative input of the Analog Comparator. For a detailed
description of this bit, see
• Bit 7 – ACD: Analog Comparator Disable
When this bit is written logic one, the power to the Analog Comparator is switched off. This bit
can be set at any time to turn off the Analog Comparator. This will reduce power consumption in
Active and Idle mode. When changing the ACD bit, the Analog Comparator Interrupt must be
disabled by clearing the ACIE bit in ACSR. Otherwise an interrupt can occur when the bit is
changed.
• Bit 6 – ACBG: Analog Comparator Bandgap Select
When this bit is set, a fixed, internal bandgap reference voltage replaces the positive input to the
Analog Comparator. When this bit is cleared, AIN0 is applied to the positive input of the Analog
Comparator.
• Bit 5 – ACO: Analog Comparator Output
The output of the Analog Comparator is synchronized and then directly connected to ACO. The
synchronization introduces a delay of 1 - 2 clock cycles.
• Bit 4 – ACI: Analog Comparator Interrupt Flag
This bit is set by hardware when a comparator output event triggers the interrupt mode defined
by ACIS1 and ACIS0. The Analog Comparator interrupt routine is executed if the ACIE bit is set
and the I-bit in SREG is set. ACI is cleared by hardware when executing the corresponding inter-
rupt handling vector. Alternatively, ACI is cleared by writing a logic one to the flag.
Bit
0x03 (0x23)
Read/Write
Initial Value
Bit
0x08 (0x28)
Read/Write
Initial Value
ACME
1
1
1
1
Analog Comparator Multiplexed Input (Continued)
ACD
R/W
ADEN
R/W
BIN
7
0
7
0
0
0
0
0
ACBG
ACME
R/W
R/W
“Analog Comparator Multiplexed Input” on page
6
0
6
0
MUX4..0
00100
00101
00110
00111
ACO
N/A
5
R
R
5
0
ADLAR
Analog Comparator Negative Input
ADC4
ADC5
ADC6
ADC7
R/W
R/W
ACI
4
0
4
0
ACIE
R/W
3
0
R
3
0
ADTS2
ACIC
R/W
R/W
2
0
2
0
ADTS1
ACIS1
R/W
R/W
1
0
1
0
129.
ADTS0
ACIS0
R/W
R/W
0
0
0
0
8006G–AVR–01/08
ADCSRB
ACSR

Related parts for ata5773