m30262f8gp Renesas Electronics Corporation., m30262f8gp Datasheet - Page 63

no-image

m30262f8gp

Manufacturer Part Number
m30262f8gp
Description
Renesas 16-bit Cmos Single-chip Microcomputer M16c Family / M16c/20 Series
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M30262F8GP
Manufacturer:
NA
Quantity:
20 000
Part Number:
m30262f8gp#D3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
m30262f8gp#D5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
m30262f8gp#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
m30262f8gp#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
m30262f8gp#U7
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Interrupts
Returning from an Interrupt Routine
Interrupt Priority
Figure 1.9.8. Hardware interrupts priorities
Executing a REIT instruction at the end of an interrupt routine returns the contents of the flag register (FLG)
as it was immediately before the start of interrupt sequence and the contents of the program counter (PC),
both of which have been saved in the stack area. Then control returns to the program that was being
executed before the acceptance of the interrupt request, so that the suspended process resumes.
To return the other registers saved by software within the interrupt routine, use the POPM or similar instruc-
tion before executing the REIT instruction.
If there are two or more interrupt requests generated at the same time, the interrupt assigned with a higher
priority is accepted.
Assign an arbitrary priority to maskable interrupts (peripheral I/O interrupts) using the interrupt priority level
select bit. If the same interrupt priority level is assigned, however, the interrupt assigned with a higher
hardware priority is accepted.
Priorities for the special interrupts, such as reset (dealt with as an interrupt assigned the highest priority),
watchdog timer interrupt, etc. are controlled by hardware.
Figure 1.9.8 shows the priorities of hardware interrupts.
Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches
invariably to the interrupt routine.
Interrupt resolution circuit
When two or more interrupts are generated simultaneously, the circuit in Figure 1.9.9 selects the interrupt
based on the priority level shown.
Reset > NMI > DBC > Watchdog timer > Peripheral I/O > Single step > Address match
Preliminary Specifications Rev. 0.9
Specifications in this manual are tentative and subject to change.
Renesas Technology Corp.
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M16C/26 Group
57

Related parts for m30262f8gp