at32uc3b0512-z2ues ATMEL Corporation, at32uc3b0512-z2ues Datasheet - Page 383

no-image

at32uc3b0512-z2ues

Manufacturer Part Number
at32uc3b0512-z2ues
Description
32-bit Avr Microcontroller
Manufacturer
ATMEL Corporation
Datasheet
22.7.2.6
32059J–12/2010
Address setup
Figure 22-14. Endpoint Activation Algorithm
As long as the endpoint is not correctly configured (CFGOK is zero), the controller does not
acknowledge the packets sent by the host to this endpoint.
The CFGOK bit is set only if the configured size and number of banks are correct compared to
their maximal allowed values for the endpoint (see
FIFO size (i.e. the DPRAM size).
See
The USB device address is set up according to the USB protocol.
• After all kinds of resets, the USB device address is 0.
• The host starts a SETUP transaction with a SET_ADDRESS(addr) request.
• The user write this address to the USB Address (UADD) field in UDCON, and write a zero to
• The user sends a zero-length IN packet from the control endpoint.
• The user enables the recorded USB device address by writing a one to ADDEN.
Once the USB device address is configured, the controller filters the packets to only accept
those targeting the address stored in UADD.
UADD and ADDEN shall not be written all at once.
UADD and ADDEN are cleared:
• On a hardware reset.
• When the USBB is disabled (USBE written to zero).
• When a USB reset is detected.
When UADD or ADDEN is cleared, the default device address 0 is used.
the Address Enable (ADDEN) bit in UDCON, so the actual address is still 0.
Section 22.7.1.6
Yes
EPENn = 1
CFGOK ==
Activation
UECFGn
Activated
Endpoint
Endpoint
EPTYPE
EPSIZE
ALLOC
EPDIR
EPBK
1?
for more details about DPRAM management.
No
ERROR
Enable the endpoint.
Test if the endpoint configuration is correct.
Configure the endpoint:
Allocate the configured DPRAM banks.
Table 22-1 on page
- type
- direction
- size
- number of banks
365) and to the maximal
AT32UC3B
383

Related parts for at32uc3b0512-z2ues