lm96080cimt National Semiconductor Corporation, lm96080cimt Datasheet - Page 24

no-image

lm96080cimt

Manufacturer Part Number
lm96080cimt
Description
System Hardware Monitor With 2-wire Serial Interface
Manufacturer
National Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM96080CIMT
Manufacturer:
NS
Quantity:
10
Part Number:
LM96080CIMT
Manufacturer:
ST
0
Part Number:
LM96080CIMT
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
LM96080CIMT
Quantity:
3 004
Part Number:
lm96080cimt/NOPB
Manufacturer:
National Semiconductor
Quantity:
135
Part Number:
lm96080cimt/NOPB
Manufacturer:
NS
Quantity:
175
Part Number:
lm96080cimt/NOPB
0
Part Number:
lm96080cimtX
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
lm96080cimtX/NOP
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
lm96080cimtX/NOPB
Manufacturer:
NS/TI
Quantity:
19
Part Number:
lm96080cimtX/NOPB
Manufacturer:
TI
Quantity:
8 000
Part Number:
lm96080cimtX/NOPB
0
Company:
Part Number:
lm96080cimtX/NOPB
Quantity:
6 000
www.national.com
Bit
Bit
Bit
0
1
2
3
4
5
6
7
0
1
2
3
4
5
6
7
0
1
2
3
4
5
6
7
12.4 Interrupt Status Register 1—Address 01h
Power on default <7:0> = 0000 0000 binary
12.5 Interrupt Status Register 2—Address 02h
Power on default <7:0> = 0000 0000 binary
12.6 Interrupt Mask Register 1—Address 03h
Power on default <7:0> = 0000 0000 binary
IN0
IN1
IN2
IN3
IN4
IN5
IN6
INT_IN
Hot Temperature
BTI
FAN1
FAN2
GPI (Chassis
Intrusion)
OS bit
Reserved
Reserved
IN0
IN1
IN2
IN3
IN4
IN5
IN6
INT_IN
Name
Name
Name
Read Only
Read Only
Read Only
Read Only
Read Only
Read Only
Read Only
Read Only
Read/Write A one disables the corresponding interrupt status bit for INT interrupt.
Read/Write A one disables the corresponding interrupt status bit for INT interrupt.
Read/Write A one disables the corresponding interrupt status bit for INT interrupt.
Read/Write A one disables the corresponding interrupt status bit for INT interrupt.
Read/Write A one disables the corresponding interrupt status bit for INT interrupt.
Read/Write A one disables the corresponding interrupt status bit for INT interrupt.
Read/Write A one disables the corresponding interrupt status bit for INT interrupt.
Read/Write A one disables the corresponding interrupt status bit for INT interrupt.
Read/Write
Read/Write
Read Only
Read Only
Read Only
Read Only
Read Only
Read Only
Read Only
Read Only
Read/Write
A one indicates a High or Low limit has been exceeded.
A one indicates a High or Low limit has been exceeded.
A one indicates a High or Low limit has been exceeded.
A one indicates a High or Low limit has been exceeded.
A one indicates a High or Low limit has been exceeded.
A one indicates a High or Low limit has been exceeded.
A one indicates a High or Low limit has been exceeded.
A one indicates that a Low has been detected on the INT_IN.
A one indicates a High or Low limit has been exceeded. Only “One-Time Interrupt” and
“Default Interrupt” modes are supported (see Sections 8.2 and 8.2). The mode is set by bit-6
of the Interrupt Mask Register 2 (address 04h).
A one indicates that an interrupt has occurred from the Board Temperature Interrupt (BTI)
input pin. BTI can be tied to the OS output of multiple LM75 chips.
A one indicates that a fan count limit has been exceeded.
A one indicates that a fan count limit has been exceeded.
A one indicates GPI (Chassis Intrusion) has gone high.
A one indicates a High or a Low OS Temperature limit has been exceed. Only “One-Time
Interrupt” and “Default Interrupt” modes are supported (see Sections 8.2 and 9.2). The mode
is set by bit 7 of the Interrupt Mask Register 2.
24
Description
Description
Description

Related parts for lm96080cimt