l99pm62gxp STMicroelectronics, l99pm62gxp Datasheet - Page 31
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
l99pm62gxp
Manufacturer Part Number
l99pm62gxp
Description
Power Management Ic With Lin And High Speed Can
Manufacturer
STMicroelectronics
Datasheet
1.L99PM62GXP.pdf
(102 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
L99PM62GXP
Manufacturer:
LUCENT
Quantity:
48
Part Number:
L99PM62GXP
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
l99pm62gxpTR
Manufacturer:
ST
Quantity:
20 000
Part Number:
l99pm62gxpTR-E
Manufacturer:
ST
Quantity:
20 000
L99PM62GXP
2.9.1
2.9.2
In order to further reduce the current consumption in standby mode, the integrated CAN bus
interface offers an ultra low current consumption.
CAN error handling
The L99PM62GXP provides the following 4 error handling features which are not described
in the ISO 11898-2/ISO 11898-5, but are realized in different stand alone CAN
transceivers/micro controllers to switch the application back to normal operation mode.
At V
enabled also in case of V
The CAN transmitter is disabled only in case of the following errors:
●
●
●
●
The CAN receiver is not disabled in case of any failure condition.
Dominant TxDC time out
If TXDC is in dominant state (low) for t > t
latched and can be read and optionally cleared by SPI. The transmitter remains disabled
until the status register is cleared.
CAN permanent recessive
If TXDC changes to dominant (low) state but CAN bus does not follow for 4 times, the
transmitter is disabled, status bit is latched and can be read and optionally cleared by SPI.
The transmitter remains disabled until the status register is cleared.
CAN permanent dominant
If the bus state is dominant (low) for t > t
status bit is latched and can be read and optionally cleared by SPI. The transmitter is not
disabled.
RXDC permanent recessive
If RXDC pin is clamped to recessive (high) state, the controller is not able to recognize a bus
dominant state and could start messages at any time, which results in disturbing the overall
bus communication. Therefore, if RXDC does not follow TXDC for 4 times the transmitter is
disabled. The status bit is latched and can be read and optionally cleared by SPI. The
transmitter remains disabled until the status register is cleared.
Wake up (from CAN)
When the L99PM62GXP is in standby mode with CAN wake up option enabled, the CAN
bus traffic is detected. For the wake up feature the L99PM62GXP logic differentiates
different conditions. During V
Independent from the wakeup pattern selected and independent from the previous Standby
mode, the RXDC reflect immediately the bus state after the wakeup. This feature allows
implementation of a ‘partial networking’ functionality controlled by the system
microcontroller.
S
Dominant TxDC time out
CAN permanent recessive
RxDC permanent recessive
Thermal shutdown 1
> Vpor (i.e. V
S
power-on reset threshold), the CAN transceiver is enabled. It remains
S
overvoltage and undervoltage conditions.
1
Doc ID 17639 Rev 3
Standby mode RXDC output is kept at recessive level.
CAN
dom(TxD)
a permanent dominant status is detected. The
the transmitter is disabled, status bit is
Detailed description
31/102