lm5066pmhx National Semiconductor Corporation, lm5066pmhx Datasheet - Page 44
![no-image](/images/no-image-200.jpg)
lm5066pmhx
Manufacturer Part Number
lm5066pmhx
Description
High Voltage System Power Management And Protection Ic With Pmbus
Manufacturer
National Semiconductor Corporation
Datasheet
1.LM5066PMHX.pdf
(48 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
lm5066pmhx/NOPB
Manufacturer:
NS/TI
Quantity:
24
www.national.com
SMBus Communications Timing
Requirements
Note 8: Devices participating in a transfer will timeout when any clock low exceeds the value of T
condition must reset the communication no later than T
the cumulative stretch limit for both a master (10ms) and a slave (25ms).
Note 9: T
Note 10: T
this time, it is expected to release both its clock and data lines and reset itself.
Note 11: T
to-ack, or ack-to-stop.
Note 12: Rise and fall time is defined as follows:
• T
• T
T
T
T
Symbol
T
T
T
T
T
LOW:MEXT
LOW:SEXT
TIMEOUT
T
T
F
T
HD:STA
SU:STA
SU:STO
HD:DAT
SU:DAT
R
F
HIGH
T
LOW
T
SMB
BUF
= 0.9 VDD to (V
= ( V
R
F
HIGH MAX
LOW:SEXT
LOW:MEXT
ILMAX
– 0.15) to (V
provides a simple method for devices to detect bus idle conditions.
Hold time after (Repeated) Start Condition. After this
is the cumulative time a slave device is allowed to extend the clock cycles in one message from the initial start to the stop. If a slave exceeds
is the cumulative time a master device is allowed to extend its clock cycles within each byte of a message as defined from start-to-ack, ack-
ILMAX
Cumulative clock low extend time (slave device)
Bus free time between Stop and Start Condition
Cumulative low extend time (master device)
– 0.15)
IHMIN
Repeated Start Condition setup time
period, the first clock is generated.
SMBus Operating Frequency
+ 0.15)
Stop Condition setup time
Clock or Data Rise Time
Clock or Data Fall Time
Clock low time-out
Clock high period
Clock low period
Data setup time
Data hold time
Parameter
TIMEOUT,MAX
TABLE 45. SMBus Timing Definition
FIGURE 19. SMBus Timing Diagram
of 35 ms. The maximum value must be adhered to by both a master and a slave as it incorporates
44
Min
100
1.3
0.6
0.6
0.6
1.5
0.6
10
85
25
20
20
TIMEOUT,MIN
Limits
of 25 ms. Devices that have detected a timeout
Max
400
300
300
35
25
10
Units
kHz
ms
ms
ms
µs
µs
µs
µs
ns
ns
µs
µs
ns
ns
301159a1
Comments
(Note
(Note
(Note
(Note
(Note
(Note
10)
11)
12)
12)
8)
9)