s-24c02ci-t8t1u Seiko Instruments Inc., s-24c02ci-t8t1u Datasheet - Page 17

no-image

s-24c02ci-t8t1u

Manufacturer Part Number
s-24c02ci-t8t1u
Description
2-wire Cmos Serial E2prom
Manufacturer
Seiko Instruments Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S-24C02CI-T8T1U
Manufacturer:
SEIKO
Quantity:
3 085
Part Number:
S-24C02CI-T8T1U
Manufacturer:
SEIKO
Quantity:
20 000
Rev.2.0
7. Read
7. 1 Current Address Read
Either in writing or in reading the E
maintained as long as the power voltage is higher than the current address hold voltage V
The master device can read the data at the memory address of the current address pointer without assigning the
word address as a result, when it recognizes the position of the address pointer in the E
“Current Address Read”.
In the following the address counter in the E
When the E
start condition, it responds with an acknowledge.
Next an 8-bit data at the address “n” is sent from the E
counter is incremented at the falling edge of the SCL clock for the 8th bit data, and the content of the address
counter becomes n + 1.
The master device outputs stop condition not an acknowledge, the reading of E
Attention should be paid to the following point on the recognition of the address pointer in the E
In the read operation the memory address counter in the E
edge of the SCL clock for the 8th bit of the output data. In the write operation, on the other hand, the upper bits of
the memory address (the upper bits of the word address and page address)
incremented at the falling edge of the SCL clock for the 8th bit of the received data.
_00_C
1. In the S-24C01C/02C, the upper 4 bits of the word address
SDA LINE
2
PROM receives a 7-bit device address and a 1-bit read / write instruction code set to “1” following a
S
A
R
T
T
M
S
B
1
0
ADDRESS
1
DEVICE
Figure 18 Current Address Read
2
0
PROM holds the last accessed memory address. The memory address is
A2 A1 A0
Seiko Instruments Inc.
2
PROM is assumed to be “n”.
S
B
L
W
R
1
/
R
E
A
D
A
C
K
2
D7 D6 D5 D4 D3 D2 D1 D0
PROM synchronous to the SCL clock. The address
2
PROM is automatically incremented at every falling
2-WIRE CMOS SERIAL E
Master Device
NO ACK from
DATA
2
*1
PROM is ended.
are left unchanged and are not
ADR INC
AH
2
PROM. This is called
.
S-24C01C/02C
2
PROM.
S
O
P
T
2
PROM
17

Related parts for s-24c02ci-t8t1u