m95256 STMicroelectronics, m95256 Datasheet - Page 18
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
m95256
Manufacturer Part Number
m95256
Description
256 Kbit Serial Spi Bus Eeprom With High Speed Clock
Manufacturer
STMicroelectronics
Datasheet
1.M95256.pdf
(43 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
m95256-DFMC6TG
Manufacturer:
STMicroelectronics
Quantity:
950
Part Number:
m95256-DFMC6TG
Manufacturer:
ST
Quantity:
20 000
Part Number:
m95256-DRDW3TP/K
Manufacturer:
ST
Quantity:
20 000
Part Number:
m95256-DRMN3TP/K
Manufacturer:
ST
Quantity:
20 000
Instructions
5.4
18/43
Write Status Register (WRSR)
The Write Status Register (WRSR) instruction allows new values to be written to the Status
Register. Before it can be accepted, a Write Enable (WREN) instruction must have been
previously executed. After the Write Enable (WREN) instruction has been decoded and
executed, the Status Register is updated with the Write Enable Latch bit (WEL) set to 1.
The Write Status Register (WRSR) instruction is entered by driving Chip Select (S) low,
followed by the instruction code and the data byte on Serial Data Input (D). The instruction is
terminated by driving Chip Select (S) high at a byte boundary of the input data. This event
triggers the self-timed write cycle, and continues for a period t
Table
to 0.
The Write Status Register (WRSR) instruction has no effect on b6, b5, b4, b1 and b0 of the
Status Register. b6, b5 and b4 are always read as 0.
Chip Select (S) must be driven high after the rising edge of Serial Clock (C) that latches in
the eighth bit of the data byte, and before the next rising edge of Serial Clock (C). Otherwise,
the Write Status Register (WRSR) instruction is not executed.
While the Write Status Register cycle is in progress, the Status Register may still be read to
check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1
during the self-timed Write Status Register cycle t
cycle is completed, the Write Enable Latch (WEL) is reset.
The Write Status Register (WRSR) instruction allows the user to change the values of the
Block Protect (BP1, BP0) bits, to define the size of the area that is to be treated as read-
only, as defined in
The Write Status Register (WRSR) instruction also allows the user to set or reset the Status
Register Write Disable (SRWD) bit in accordance with the Write Protect (W) signal. The
Status Register Write Disable (SRWD) bit and Write Protect (W) signal can be used to put
the device in the Hardware-protected mode (HPM, see
Status Register (WRSR) instruction is not executed.
The contents of the SRWD and BP1, BP0 bits are updated after the completion of the Write
Status Register (WRSR) instruction, including the t
The instruction sequence is shown in
17,
Table 18
Table
and
Table
4.
19), at the end of which the Write in Progress (WIP) bit is reset
Figure
8.
W
, and is 0 when it is completed. When the
W
Write cycle.
Table
M95256, M95256-W, M95256-R
5). In this mode, the Write
W
(as specified in
Table
16,