m34e02 STMicroelectronics, m34e02 Datasheet - Page 18

no-image

m34e02

Manufacturer Part Number
m34e02
Description
2 Kbit Serial I?c Bus Eeprom With Permanent And Reversible, Software Write Protection
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
m34e02-FDW1TP
Manufacturer:
NS
Quantity:
500
Part Number:
m34e02-FDW1TP
Manufacturer:
ST
0
Part Number:
m34e02-FDW1TP
Manufacturer:
ST
Quantity:
20 000
Part Number:
m34e02-FDW6TP
Manufacturer:
ST
0
Part Number:
m34e02-FDW6TP
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
m34e02-FDW6TP
Quantity:
12 150
Part Number:
m34e02-FMB1TG
Manufacturer:
ORCA
Quantity:
4
Part Number:
m34e02-FMC6TG
Manufacturer:
ST
0
Company:
Part Number:
m34e02-FMC6TG
Quantity:
15 000
Company:
Part Number:
m34e02-FMC6TG
Quantity:
5 000
Company:
Part Number:
m34e02-FMV6TG
Quantity:
4 260
Company:
Part Number:
m34e02-FMV6TG
Quantity:
4 260
Part Number:
m34e02FDW1TP
Manufacturer:
OKI
Quantity:
2 728
Device operation
3.8
3.8.1
3.8.2
3.8.3
3.8.4
18/33
Read operations
Read operations are performed independently of whether hardware or software protection
has been set.
The device has an internal address counter which is incremented each time a byte is read.
Random Address Read
A dummy Write is first performed to load the address into this address counter (as shown in
Figure
condition, and repeats the Device Select Code, with the RW bit set to 1. The device
acknowledges this, and outputs the contents of the addressed byte. The bus master must
not acknowledge the byte, and terminates the transfer with a Stop condition.
Current Address Read
For the Current Address Read operation, following a Start condition, the bus master only
sends a Device Select Code with the RW bit set to 1. The device acknowledges this, and
outputs the byte addressed by the internal address counter. The counter is then
incremented. The bus master terminates the transfer with a Stop condition, as shown in
Figure
Sequential Read
This operation can be used after a Current Address Read or a Random Address Read. The
bus master does acknowledge the data byte output, and sends additional clock pulses so
that the device continues to output the next byte in sequence. To terminate the stream of
bytes, the bus master must not acknowledge the last byte, and must generate a Stop
condition, as shown in
The output data comes from consecutive addresses, with the internal address counter
automatically incremented after each byte output. After the last memory address, the
address counter ‘rolls-over’, and the device continues to output data from memory address
00h.
Acknowledge in Read mode
For all Read commands, the device waits, after each byte read, for an acknowledgment
during the 9
time, the device terminates the data transfer and switches to its Standby mode.
10) but without sending a Stop condition. Then, the bus master sends another Start
10, without acknowledging the byte.
th
bit time. If the bus master does not drive Serial Data (SDA) Low during this
Figure
10.
M34E02

Related parts for m34e02