tda19977a NXP Semiconductors, tda19977a Datasheet - Page 20

no-image

tda19977a

Manufacturer Part Number
tda19977a
Description
Triple Input Hdmi 1.3a Compliant Receiver Interface With Equalizer Up To 1080p For Hdtv, And Uxga For Pc Formats
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
tda19977aHV/15
Quantity:
50
Part Number:
tda19977aHV/15,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
tda19977aHV/15,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
tda19977aHV/15,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
tda19977aHV/15/C129
Manufacturer:
NXP
Quantity:
918
Part Number:
tda19977aHV/15/C185
Manufacturer:
HYNIX
Quantity:
13 000
Part Number:
tda19977aHV/15/C187
Manufacturer:
NXP
Quantity:
1 000
NXP Semiconductors
Table 10.
T
[1]
[2]
[3]
[4]
[5]
[6]
TDA19977A_TDA19977B_1
Product data sheet
Symbol
LV-TTL digital outputs: pins VP[29:0], VCLK, AP[5:0], ACLK, DE, HS, VS, HREF, VREF, FREF; C
V
V
I
Digital inputs: pins RXxC+, RXxC
V
V
f
Digital inputs: pins RXx0+, RXx0 , RXx1+, RXx1 , RXx2+, RXx2
V
V
I
f
C
C
DDC I
f
C
LOZ
clk(max)
2
SCL
SCL
amb
OL
OH
I(dif)
I(cm)
I(dif)
I(cm)
C-bus: pins SCL and SDA
b
i
i
At 30 % activity on video port output.
HDCP decoding is only supported by TDA19977A.
In high-impedance state, the output buffer is set to repeater mode recopying the input logic state with a small current. The output current
changes from most negative to the most positive value at the triggering level which is internally set to V
pull-up or pull-down resistor must be lower than 18 k to have a stable output value of V
x = A, B or C.
Fast mode, 5 V tolerant.
5 V tolerant.
= 0 C to 70 C; typical values measured at T
2
C-bus: pins HSCLx, HSDAx
Characteristics
Parameter
LOW-level output voltage
HIGH-level output voltage
OFF-state output leakage current
differential input voltage
common-mode input voltage
maximum clock frequency
differential input voltage
common-mode input voltage
SCL clock frequency
capacitive load for each bus line
capacitance for each I/O pin
SCL clock frequency
capacitance for each I/O pin
…continued
[5]
[4]
[4][6]
Rev. 01 — 7 August 2008
amb
Conditions
I
I
high-impedance state; V
V
V
V
R
R
R
R
standard-mode
fast-mode
OL
OH
O
O
O
RRX1
RRX2
RRX1
RRX2
Triple input HDMI receiver interface with digital processing
= 25 C; unless otherwise specified.
= V
= V
= V
= 2 mA
= 2 mA
= 12 k
= 12 k
= 12 k
= 12 k
DDO(3V3)
DDO(3V3)
DDO(3V3)
TDA19977A; TDA19977B
1 %;
1 %
1 %;
1 %
1
2
[4]
3
3
O
= 0 V
DDO(3V3)
[3]
Min
-
2.4
-
10
-
150
2.735 -
235
150
2.735 -
-
-
-
-
-
-
or 0 V).
100
DDO(3V3)
Typ
-
-
0
-
-
0
-
-
-
-
-
-
-
-
-
L
= 10 pF
/ 2 (e.g. the value of a
© NXP B.V. 2008. All rights reserved.
Max
0.4
-
-
100
-
1200
3.475
-
1200
3.475
400
400
10
100
400
10
10
20 of 40
Unit
V
V
mV
V
MHz
mV
V
kHz
pF
pF
kHz
kHz
pF
A
A
A
A

Related parts for tda19977a