tda19977a NXP Semiconductors, tda19977a Datasheet - Page 19

no-image

tda19977a

Manufacturer Part Number
tda19977a
Description
Triple Input Hdmi 1.3a Compliant Receiver Interface With Equalizer Up To 1080p For Hdtv, And Uxga For Pc Formats
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
tda19977aHV/15
Quantity:
50
Part Number:
tda19977aHV/15,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
tda19977aHV/15,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
tda19977aHV/15,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
tda19977aHV/15/C129
Manufacturer:
NXP
Quantity:
918
Part Number:
tda19977aHV/15/C185
Manufacturer:
HYNIX
Quantity:
13 000
Part Number:
tda19977aHV/15/C187
Manufacturer:
NXP
Quantity:
1 000
NXP Semiconductors
Table 10.
T
TDA19977A_TDA19977B_1
Product data sheet
Symbol
I
P
P
Clock timing output: pins VCLK, ACLK and SYSCLK
f
Timing output: pins VP[29:0]; f
t
t
t
Timing output: pins AP[5:0] with respect to ACLK; f
t
t
DDC(1V8)
clk(max)
su(Q)
h(Q)
d(pipe)
su(Q)
h(Q)
amb
clk
V
V
cons
DD(3V3-3V3)
DD(1V8-1V8)
= 0 C to 70 C; typical values measured at T
Characteristics
Parameter
core supply current (1.8 V)
supply voltage difference between
two 3.3 V supplies
supply voltage difference between
two 1.8 V supplies
power dissipation
power consumption
maximum clock frequency
clock duty cycle
data output set-up time
data output hold time
pipeline delay time
data output set-up time
data output hold time
…continued
s
= 165 MHz; C
L
Rev. 01 — 7 August 2008
amb
= 10 pF; see
Conditions
720p at 60 Hz
1080p at 60 Hz
1080p at 60 Hz;
Deep Color mode 12-bit
start-up and established
conditions
start-up and established
conditions
active mode
Power-down mode
pin VCLK
pin ACLK
pin SYSCLK
pin VCLK
pin ACLK
pin SYSCLK
CLKOUT_DEL = 0;
CLKOUT_TOG = 0
CLKOUT_DEL = 1;
CLKOUT_TOG = 1;
CLKOUT_DEL_SEL[2:0] = 4
CLKOUT_DEL = 0;
CLKOUT_TOG = 0
CLKOUT_DEL = 1;
CLKOUT_TOG = 1;
CLKOUT_DEL_SEL[2:0] = 4
from inputs to outputs; all modes;
clock interval
720p at 60 Hz
1080p at 60 Hz
1080p at 60 Hz;
Deep Color mode 12-bit
pin PD = HIGH
I
memory power-up
I
detection and HDCP
memory power-up
Triple input HDMI receiver interface with digital processing
= 25 C; unless otherwise specified.
2
2
C-bus; EDID and HDCP
C-bus; EDID; activity
clk
= 12.288 MHz; C
Figure 5
TDA19977A; TDA19977B
[2]
L
= 10 pF; see
[2]
[1]
[1]
[1]
[1]
Min
-
-
-
-
-
-
-
-
-
165
25
50
-
-
-
1.50
0.40
0.80
2.00
-
69
2
Figure 6
100
100
Typ
148
283
453
-
-
0.75
1.13
1.63
1
4
150
-
-
-
50
50
50
-
-
-
-
80
-
-
T
© NXP B.V. 2008. All rights reserved.
clk
Max
-
-
-
+100
+100
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
19 of 40
Unit
mA
mA
mA
mV
mV
W
W
W
mW
mW
mW
MHz
MHz
MHz
%
%
%
ns
ns
ns
ns
ns
ns

Related parts for tda19977a