dp83932c-20 National Semiconductor Corporation, dp83932c-20 Datasheet - Page 97

no-image

dp83932c-20

Manufacturer Part Number
dp83932c-20
Description
Mhz Sonictm Systems-oriented Network Interface Controller
Manufacturer
National Semiconductor Corporation
Datasheet
7 0 AC and DC Specifications
ENDEC-MAC SERIAL TIMING FOR TRANSMISSION (COLLISION)
Note 1 tcyc
8 0 AC Timing Test Conditions
All specifications are valid only if the mandatory isolation is
employed and all differential signals are taken to be at the
AUI side of the pulse transformer
Output Load
Note 1 50 pF includes scope and jig capacitance
Note 2 S1
Input Pulse Levels
Input Rise and Fall Times
Input and Output Reference
Input Pulse Levels (Diff )
Input and Output
TRI-STATE Reference Levels
(TTL CMOS)
(TTL CMOS)
Levels (TTL CMOS)
Reference Levels (Diff )
Number
T135
T136
T137
S1
S1
S1
S1
e
e
e
e
e
e
Impedance measurements
High Impedance measurements
V
Open for timing test for push pull outputs
V
GND for V
GND for High Impedance to active high and active high to
CC
CC
transmit clock
for High Impedance to active low and active low to High
for V
OL
OH
(See Figure below)
test
test
Collision Detect Width (Note 1)
Delay from Collision
Jam Period
b
350 mV to
Parameter
Float (DV)
the Differential
50% Point of
GND to 3 0V
b
TL F 10492 – 84
1315 mV
(Continued)
g
1 5V
0 5V
5 ns
97
Pin Capacitance
T
DERATING FACTOR
Output timing is measured with a purely capacitive load of
50 pF The following correction factor can be used for other
loads C
AUI Transmit Test Load
Note In the above diagram the TX
A
C
C
Symbol
e
IN
OUT
AUI side of the isolation (pulse transformer) The pulse transformer
used for all testing is a 100 mH
25 C f
L t
Min
2
50 pF add 0 05 ns pF
e
Input Capacitance
Output Capacitance
1 MHz
Parameter
a
Max
32
8
g
and TX
0 1% Pulse Engineering PE64103
b
signals are taken from the
Typ
7
7
TL F 10492 – 85
TL F 10492 – 80
Units
tcyc
tcyc
tcyc
Units
pF
pF

Related parts for dp83932c-20