mpc8343e Freescale Semiconductor, Inc, mpc8343e Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_sml.jpg)
mpc8343e
Manufacturer Part Number
mpc8343e
Description
Mpc8343e Powerquicc
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.MPC8343E.pdf
(84 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
mpc8343eCVRADDB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8343eCVRAGD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8343eCVRAGDB
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
mpc8343eCVRAGDB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8343eCVRAGDB400/266
Manufacturer:
FREESCAL
Quantity:
173
Company:
Part Number:
mpc8343eCZQADDB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8343eCZQAGDB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8343eVRAGDB
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
mpc8343eVRAGDB
Manufacturer:
FREESCALE
Quantity:
20 000
Freescale Semiconductor
•
•
•
•
•
•
— Up to eight-beat burst transfers
— 32-, 16-, and 8-bit port sizes controlled by an on-chip memory controller
— Three protocol engines on a per chip select basis:
— Parity support
— Default boot ROM chip select with configurable bus width (8-, 16-, or 32-bit)
Programmable interrupt controller (PIC)
— Functional and programming compatibility with the MPC8260 interrupt controller
— Support for 8 external and 35 internal discrete interrupt sources
— Support for 1 external (optional) and 7 internal machine checkstop interrupt sources
— Programmable highest priority request
— Four groups of interrupts with programmable priority
— External and internal interrupts directed to host processor
— Redirects interrupts to external INTA pin in core disable mode.
— Unique vector number for each interrupt source
Dual industry-standard I
— Two-wire interface
— Multiple master support
— Master or slave I
— On-chip digital filtering rejects spikes on the bus
— System initialization data optionally loaded from I
DMA controller
— Four independent virtual channels
— Concurrent execution across multiple channels with programmable bandwidth control
— All channels accessible to local core and remote PCI masters
— Misaligned transfer capability
— Data chaining and direct mode
— Interrupt on completed segment and chain
DUART
— Two 4-wire interfaces (RxD, TxD, RTS, CTS)
— Programming model compatible with the original 16450 UART and the PC16550D
Serial peripheral interface (SPI) for master or slave
General-purpose parallel I/O (GPIO)
— 39 parallel I/O pins multiplexed on various chip interfaces
MPC8343E PowerQUICC™ II Pro Integrated Host Processor Hardware Specifications, Rev. 11
– General-purpose chip select machine (GPCM)
– Three user-programmable machines (UPMs)
– Dedicated single data rate SDRAM controller
hardware
2
C mode support
2
C interfaces
2
C-1 EPROM by boot sequencer embedded
Overview
5