mc68hc11d0 Freescale Semiconductor, Inc, mc68hc11d0 Datasheet - Page 42

no-image

mc68hc11d0

Manufacturer Part Number
mc68hc11d0
Description
Mc68hc11d0 Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc68hc11d0CFB
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
mc68hc11d0CFBE2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68hc11d0CFBE3
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68hc11d0CFBE3R
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68hc11d0CFN
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
mc68hc11d0CFN2
Manufacturer:
FREESCALE
Quantity:
8 831
Part Number:
mc68hc11d0CFN3
Manufacturer:
MOT
Quantity:
5 510
Part Number:
mc68hc11d0CFN3
Manufacturer:
LT
Quantity:
5 510
Part Number:
mc68hc11d0CFN3
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc68hc11d0CFNE2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68hc11d0CFNE2R
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
CONFIG — System Configuration
PSEL[3:0] — Priority Select Bits
4.2.2 System Initialization
4.2.2.1 CONFIG Register
Bits [7:3] and 0 — Not implemented
NOCOP — COP System Disable
ROMON — ROM Enable
4-8
RESET:
Refer to SECTION 5 RESETS AND INTERRUPTS.
Registers and bits that control initialization and the basic configuration of the MCU are
protected against writes except under special circumstances. The protection mecha-
nism, overridden in special operating modes, permits writing these bits only within the
first 64 bus cycles after any reset, and then only once after each reset. If the MCU is
going to be changed to a normal mode after being reset in a special mode, write to the
protected registers before writing the SMOD control bit to zero.
The CONFIG register consists of static latches that control the startup configuration of
the MCU. CONFIG is writable only once in expanded and single-chip modes (SMOD
= 0). In these modes, the COP watchdog timer is enabled out of reset.
Always read zero
This bit is cleared out of reset in normal modes (COP enabled). Refer to SECTION 5
RESETS AND INTERRUPTS.
In all modes, ROMON is forced to one out of reset. Writable once in normal modes and
writable at any time in special modes.
0 = COP system enabled
1 = COP system disabled
0 = ROM removed from the memory map
1 = ROM present in the memory map
Single-Chip
Expanded
Boot
Special Test
Bit 7
Mode
0
0
Freescale Semiconductor, Inc.
6
0
0
OPERATING MODES AND ON-CHIP MEMORY
IRVNE Out
For More Information On This Product,
of Reset
0
0
0
1
Go to: www.freescale.com
5
0
0
E Clock Out
of Reset
On
On
On
On
4
0
0
3
0
0
IRV Out of
Reset
Off
Off
Off
On
NOCOP
2
Affects Only
ROMON
IRVNE
IRV
IRV
TECHNICAL DATA
E
E
1
$003F
Bit 0
0
0

Related parts for mc68hc11d0