xc6vcx75t Xilinx Corp., xc6vcx75t Datasheet - Page 47

no-image

xc6vcx75t

Manufacturer Part Number
xc6vcx75t
Description
Virtex-6 Cxt Family Data Sheet
Manufacturer
Xilinx Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC6VCX75T
Manufacturer:
XILINX
0
Part Number:
xc6vcx75t-1FF484C
Manufacturer:
XILINX
Quantity:
624
Part Number:
xc6vcx75t-1FF484C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
xc6vcx75t-1FF484C
Manufacturer:
XILINX
0
Part Number:
xc6vcx75t-1FF484I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
xc6vcx75t-1FF784C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
xc6vcx75t-1FFG484C
Manufacturer:
XilinxInc
Quantity:
3 000
Part Number:
xc6vcx75t-1FFG784C
Manufacturer:
XILINX
Quantity:
13
Part Number:
xc6vcx75t-1FFG784I
Manufacturer:
XilinxInc
Quantity:
3 000
Virtex-6 CXT Device Pin-to-Pin Output Parameter Guidelines
All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are
listed in
Table 58: Global Clock Input to Output Delay Without MMCM
Table 59: Global Clock Input to Output Delay With MMCM
Table 60: Clock-Capable Clock Input to Output Delay With MMCM
DS153 (v1.4) July 28, 2010
Advance Product Specification
Notes:
1.
Notes:
1.
2.
Notes:
1.
2.
LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, without MMCM.
T
LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, with MMCM.
T
LVCMOS25 Clock-capable Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, with MMCM.
T
ICKOF
ICKOFMMCMGC
ICKOFMMCMCC
Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all
accessible IOB and CLB flip-flops are clocked by the global clock net.
Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all
accessible IOB and CLB flip-flops are clocked by the global clock net.
MMCM output jitter is already included in the timing calculation.
Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all
accessible IOB and CLB flip-flops are clocked by the global clock net.
MMCM output jitter is already included in the timing calculation.
Symbol
Symbol
Symbol
Table
58. Values are expressed in nanoseconds unless otherwise noted.
Global Clock input and OUTFF without MMCM
Global Clock Input and OUTFF with MMCM
Clock-capable Clock Input and OUTFF with
MMCM
Description
Description
Description
www.xilinx.com
XC6VCX75T
XC6VCX130T
XC6VCX195T
XC6VCX240T
XC6VCX75T
XC6VCX130T
XC6VCX195T
XC6VCX240T
XC6VCX75T
XC6VCX130T
XC6VCX195T
XC6VCX240T
Device
Device
Device
Virtex-6 CXT Family Data Sheet
5.88
6.00
6.13
6.13
2.77
2.78
2.78
2.79
2.63
2.65
2.65
2.65
-2
-2
-2
Speed Grade
Speed Grade
Speed Grade
5.88
6.00
6.13
6.13
2.77
2.78
2.78
2.79
2.63
2.65
2.65
2.65
-1
-1
-1
Units
Units
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
47

Related parts for xc6vcx75t