xc5210 Xilinx Corp., xc5210 Datasheet - Page 8

• Manufacturer Part Number: xc5210
• Description: Logic Cell Array Family , Inc
• Manufacturer: Xilinx Corp.

XC5200 Logic Cell Array Family
Figure 3.
DI
DI
DI
DI
F4
F3
F2
F1
F4
F3
F2
F1
F4
F3
F2
F1
F4
F3
F2
F1
LC3
LC2
LC1
LC0
LC0
F
F
F
F
Configurable Logic Block
CO
CI
CE CK
CLR
D
D
D
D
FD
FD
FD
FD
X4957
DO
DO
DO
DO
Q
X
Q
X
Q
X
Q
X
4
Figure 4.
The LIM provides 100% connectivity of the inputs and
outputs of each LC in a given CLB. The benefit of the LIM
is that no general routing resources are required to
connect feedback paths within a CLB. The LIM connects
to the GRM via 24 bidirectional nodes.
The direct connects allow immediate connections to
neighboring CLBs, once again without using any of the
general interconnect. These two layers of local routing
resource improve the granularity of the architecture,
effectively making the XC5200 family a “sea of logic cells.”
Each VersaBlock has four 3-state buffers that share a
common enable line and directly drive horizontal
Longlines, creating robust on-chip bussing capability. The
VersaBlock allows fast, local implementation of logic
functions, effectively implementing user designs in a
hierarchical fashion. These resources also minimize local
routing congestion and improve the efficiency of the
general interconnect, which is used for connecting larger
groups of logic. It is this combination of both fine-grain and
coarse-grain architecture attributes that maximize logic
utilization in the XC5200 family. This symmetrical structure
takes full advantage of the third metal layer, freeing the
placement software to pack user logic optimally with
minimal routing restrictions.
GRM
4
4
24
24
VersaBlock
TS
Direct Connects
CLB
LC3
LC2
LC1
LC0
4
4
4
4
4
LIM
Preliminary (v1.0)
4
4
X5707