lm8328tmx National Semiconductor Corporation, lm8328tmx Datasheet - Page 25
![no-image](/images/no-image-200.jpg)
lm8328tmx
Manufacturer Part Number
lm8328tmx
Description
Mobile I/o Companion Supporting Keyscan, I/o Expansion Pwm, And Access.bus Host Interface
Manufacturer
National Semiconductor Corporation
Datasheet
1.LM8328TMX.pdf
(58 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM8328TMX
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
lm8328tmx/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
13.2.4 TIMRIS - PWM Timer Interrupt Status Register
13.2.5 TIMMIS - PWM Timer Masked Interrupt Status
Register
Register - Name
Register - Name
Bit - Name
Bit - Name
(reserved)
(reserved)
CYCIRQ2
CYCIRQ1
CYCIRQ0
CDIRQ2
CDIRQ1
CDIRQ0
TIMRIS
TIMMIS
Address
Address
TABLE 36. TIMMIS - PWM Timer Masked Interrupt Status Register
0x7A
0x7B
Bit
7:6
Bit
7:6
5
4
3
2
1
0
TABLE 35. TIMRIS - PWM Timer Interrupt Status Register
Default
Default
Type
Type
0x0
0x0
0x0
0x0
0x0
0x0
R
R
This register returns the raw interrupt status from the PMW timers 0,1
and 2.
CYCIRQx - Interrupt from the timers when PWM cycle is complete
(applies to the current PWM command residing in the active command
register of a PWM block).
CDIRQx - Interrupt from the pattern generator when PWM pattern
code is complete (applies to a completed task residing in the script
buffer of a PWM block).
(reserved)
Raw interrupt status for CDIRQ timer2
0: no interrupt pending
1: unmasked interrupt generated
Raw interrupt status for CDIRQ timer1
0: no interrupt pending
1: unmasked interrupt generated
Raw interrupt status for CDIRQ timer0
0: no interrupt pending
1: unmasked interrupt generated
Raw interrupt status for CYCIRQ timer2
0: no interrupt pending
1: unmasked interrupt generated
Raw interrupt status for CYCIRQ timer1
0: no interrupt pending
1: unmasked interrupt generated
Raw interrupt status for CYCIRQ timer0
0: no interrupt pending
1: unmasked interrupt generated
This register returns the masked interrupt status from the PMW timers
0,1 and 2. The raw interrupt status (TIMRIS) is masked with the
associated TIMCFGx.CYCIRQxMSK and PWMCFGx.CDIRQxMSK
bits to get the masked interrupt status of this register.
CYCIRQ - Interrupt from the timers when PWM cycle is complete
(applies to the current PWM command residing in the active command
register of a PWM block)
CDIRQ - Interrupt from the pattern generator when PWM pattern code
is complete (applies to a completed task residing in the script buffer
of a PWM block)
(reserved)
25
Register Function
Register Function
Bit Functions
Bit Function
www.national.com