tsc21020f ATMEL Corporation, tsc21020f Datasheet - Page 12

• Manufacturer Part Number: tsc21020f
• Description: Rad. Hard 32/40-bit Ieee Floating Point Dsp
• Manufacturer: ATMEL Corporation

12
TSC21020F
Pin Name
DMPAGE
DMACK
FLAG
TIMEXP
RCOMP
RESET
DMWR
DMRD
CLKIN
DMTS
EGND
IRQ
EVDD
IGND
IVDD
BR
BG
3-0
3-0
Type
I/O/A
I/S
I/S
I/A
I/A
I/A
O
O
O
O
O
G
G
P
P
I
Function
Data Memory Read strobe. This pin is asserted when the TSC21020F
reads from data memory.
Data Memory Write strobe. This pin is asserted when the TSC21020F
writes to data memory.
Data Memory Acknowledge. An external device de-asserts this input to
add wait states to a memory access.
Data Memory Page Boundary. The TSC21020F asserts this pin to
signal that a data memory page boundary has been crossed. Memory
pages must be defined in the memory control registers.
Data Memory Three-State Control. DMTS places the data memory
address, data, selects, and strobes in a high-impedance state. If DMTS
is asserted while à DM access is occurring, the processor will halt and
the memory access will not be completed. DMACK must be asserted
for at least one cycle when DMTS is de-asserted to allow any pending
memory access to complete properly. DMTS should only be asserted
(low) during an active memory access cycle.
External clock input to the TSC21020F. The instruction cycle rate is
equal to CLKIN. CLKIN may not be halted, changed, or operated below
the specified frequency.
Sets the TSC21020F to a known state and begins execution at the
program memory location specified by the hardware reset vector
(address). This input must be asserted (low) at power-up.
Interrupt request lines; may be either edge-riggered or level-sensitive.
External Flags. Each is configured via control bits as either an input or
output. As an input, it can be tested as a condition. As an output, it can
be used to signal external peripherals.
Bus Request. Used by an external device to request control of the
memory interface. When BR is asserted, the processor halts execution
after completion of the current cycle, places all memory data,
addresses, selects, and strobes in a high-impedance state, and
asserts BG. The processor continues normal operation when BR is
released.
Bus Grant. Acknowledges a bus request (BR), indicating that the
external device may take control of the memory interface. BG is
asserted (held low) until BR is released.
Timer Expired. Asserted for four cycles when the value of TCOUNT is
decremented to zero.
Not available
Can be set to any voltage level.
Power supply (for output drivers), nominally + 5V dc (10 pins).
Power supply return (for output drivers); (16 pins).
Power supply (for internal circuitry), nominally + 5V dc (4 pins).
Power supply return (for internal circuitry); (7 pins).
4153H–AERO–04/07