mt45w4mw16p Micron Semiconductor Products, mt45w4mw16p Datasheet - Page 10

no-image

mt45w4mw16p

Manufacturer Part Number
mt45w4mw16p
Description
Async/page Cellularramtm 1.0 Memory
Manufacturer
Micron Semiconductor Products
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mt45w4mw16pBA-70 IT
Manufacturer:
MICRON
Quantity:
4 000
Part Number:
mt45w4mw16pBA-70 IT
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Company:
Part Number:
mt45w4mw16pBA-70 IT
Quantity:
3 000
Part Number:
mt45w4mw16pBA-70 IT TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
mt45w4mw16pBA-70 WT
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
mt45w4mw16pBA-70 WT TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
mt45w4mw16pCGA-70 IT
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
mt45w4mw16pCGA-70 L
Manufacturer:
MICRON
Quantity:
4 000
Part Number:
mt45w4mw16pCGA-70 L WT
Manufacturer:
MICRON/镁光
Quantity:
20 000
Part Number:
mt45w4mw16pCGA-70IT
Manufacturer:
MICRON
Quantity:
3 400
Part Number:
mt45w4mw16pCGA-70W
Manufacturer:
MICRON
Quantity:
35
Part Number:
mt45w4mw16pCGA-70WT
Manufacturer:
CYPRESS
Quantity:
3 155
Part Number:
mt45w4mw16pCGA-70WT
Manufacturer:
MT
Quantity:
20 000
Page Mode READ Operation
Figure 7:
LB#/UB# Operation
PDF: 09005aef80be1ee8/Source: 09005aef80be1f7f
AsyncCellularRAM_2.fm - Rev. G 10/05 EN
Page READ Operation
Page mode is a performance-enhancing extension to the legacy asynchronous READ
operation. In page-mode-capable products, an initial asynchronous read access is per-
formed, then adjacent addresses can be quickly read by simply changing the low-order
address. Addresses A[3:0] are used to determine the members of the 16-address Cellular-
RAM page. Any changes in addresses A[4] or higher will initiate a new
Figure 7 shows the timing diagram for a page mode access.
Page mode takes advantage of the fact that adjacent addresses can be read in a shorter
period of time than random addresses. WRITE operations do not include comparable
page mode functionality.
The CE# LOW time is limited by refresh considerations. CE# must not stay LOW longer
than
The lower byte (LB#) enable and upper byte (UB#) enable signals allow for byte-wide
data transfers. During READ operations, enabled bytes are driven onto the DQ. The DQ
associated with a disabled byte are put into a High-Z state during a READ operation.
During WRITE operations, any disabled bytes will not be transferred to the memory
array and the internal value will remain unchanged. During a WRITE cycle, the data to
be written is latched on the rising edge of CE#, WE#, LB#, or UB#, whichever occurs first.
When both the LB# and UB# are disabled (HIGH) during an operation, the device will
disable the data bus from receiving or transmitting data. Although the device will seem
to be deselected, the device remains in an active mode as long as CE# remains LOW.
ADDRESS
LB#/UB#
DATA
WE#
OE#
CE#
t
CEM.
64Mb: 4 Meg x 16 Async/Page CellularRAM 1.0 Memory
Add[0]
t AA
D[0]
t APA
Add[1]
< t CEM
10
D[1]
t APA
Add[2]
D[2]
t APA
Add[3]
Micron Technology, Inc., reserves the right to change products or specifications without notice.
D[3]
DON’T CARE
Bus Operating Modes
©2003 Micron Technology, Inc. All rights reserved.
t
AA access.

Related parts for mt45w4mw16p