IDT74ALVCH16823PAG IDT, Integrated Device Technology Inc, IDT74ALVCH16823PAG Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT74ALVCH16823PAG
Manufacturer Part Number
IDT74ALVCH16823PAG
Description
IC FLIP FLOP 18BIT 3ST 56-TSSOP
Manufacturer
IDT, Integrated Device Technology Inc
Series
74ALVCHr
Type
D-Typer
Datasheet
1.IDT74ALVCH16823PAG8.pdf
(7 pages)
Specifications of IDT74ALVCH16823PAG
Function
Master Reset
Output Type
Tri-State Non Inverted
Number Of Elements
1
Number Of Bits Per Element
18
Frequency - Clock
150MHz
Delay Time - Propagation
1ns
Trigger Type
Positive Edge
Current - Output High, Low
24mA, 24mA
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
56-TSSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
74ALVCH16823PAG
PIN CONFIGURATION
PIN DESCRIPTION
NOTE:
1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.
IDT74ALVCH16823
3.3V CMOS 18-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
Pin Names
xCLKEN
xCLK
xCLR
x Q x
xOE
xDx
2
1
GND
GND
GND
GND
CLR
2
CLR
1
V
1
2
2
2
V
2
2
2
OE
1
1
1
1
1
1
2
OE
1
1
2
2
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
CC
Q
CC
Data Inputs
Clock Input
Clock Enable Inputs
3-State Outputs
3-State Output Enable Inputs
Clear Inputs
2
4
5
6
7
8
9
1
3
4
5
6
7
8
9
2
3
1
10
11
12
13
14
15
16
17
1
18
19
2
3
4
5
6
7
8
9
20
21
22
23
24
25
26
27
28
(1)
TOP VIEW
TSSOP
Description
47
43
39
38
56
55
54
53
52
51
50
49
48
46
45
44
40
37
36
35
34
33
32
31
30
29
42
41
1
1
1
GND
1
1
V
1
1
1
GND
1
1
1
2
GND
V
GND
2
2
2
2
2
2
2
2
2
2
CLK
CLKEN
D
D
D
D
D
D
D
D
D
D
CLKEN
CLK
D
D
D
D
D
D
D
D
CC
CC
7
8
1
2
3
4
5
6
9
3
1
2
4
5
6
7
8
9
2
NOTES:
1. H = HIGH Voltage Level
2. Output level before the indicated steady-state input conditions were established.
CAPACITANCE
NOTE:
1. As applicable to the device type.
FUNCTION TABLE
ABSOLUTE MAXIMUM RATINGS
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
2. V
3. All terminals except V
Symbol
V
V
T
I
I
I
I
I
C
Symbol
C
C
CC
OUT
IK
OK
SS
STG
L = LOW Voltage Level
X = Don’t Care
Z = High Impedance
↑ = LOW-to-HIGH transition
TERM
TERM
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
IN
OUT
OUT
CC
xOE
H
L
L
L
L
L
terminals.
(2)
(3)
Terminal Voltage with Respect to GND
Terminal Voltage with Respect to GND
Storage Temperature
DC Output Current
Continuous Clamp Current,
V
Continuous Clamp Current, V
Continuous Current through each
V
Input Capacitance
Output Capacitance
I/O Port Capacitance
I
CC
< 0 or V
xCLR
Parameter
or GND
H
H
H
H
X
L
I
CC
> V
Description
.
xCLKEN
CC
(1)
Inputs
H
X
L
L
L
X
(T
A
INDUSTRIAL TEMPERATURE RANGE
= +25°C, F = 1.0MHz)
Conditions
V
V
V
(EACH 9-BIT FLIP-FLOP)
OUT
IN
IN
O
xCLK
= 0V
< 0
= 0V
= 0V
X
↑
↑
X
X
L
–0.5 to V
Typ.
–0.5 to +4.6
–65 to +150
xDx
–50 to +50
5
7
7
H
X
L
X
X
X
±100
Max
±50
–50
CC
Max.
+0.5
7
9
9
(1)
(1)
Output
Q
Q
xQx
H
L
L
Z
0
0
Unit
(2)
(2)
Unit
pF
pF
pF
mA
mA
mA
mA
° C
V
V