cy2dp3120 Cypress Semiconductor Corporation., cy2dp3120 Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/1/180/cypress_semiconductor_corporation__sml.jpg)
cy2dp3120
Manufacturer Part Number
cy2dp3120
Description
1 20 Differential Clock/data Fanout Buffer
Manufacturer
Cypress Semiconductor Corporation.
Datasheet
1.CY2DP3120.pdf
(9 pages)
Document #: 38-07514 Rev.*C
Test Configuration
Standard test load using a differential pulse generator and
differential measurement instrument.
Applications Information
Termination Examples
Z = 5 0 o h m
G e n e ra to r
P u ls e
C Y 2 D P 3 1 2 0
C Y 2 D P 3 1 2 0
Figure 6. Standard LVPECL – PECL Output Termination
Z o = 5 0 o h m
Figure 7. Driving a PECL/ECL Single-ended Input
R
R
V C C
V C C
T
T
Figure 5. CY2DP3120 AC Test Reference
V E E
V E E
= 5 0 o h m
= 5 0 o h m
V T T
V T T
C Y 2 D P 3 1 2 0
D U T
R
V T T
T
= 5 0 o h m
Z o = 5 0 o h m
Z o = 5 0 o h m
5 "
5 "
5 "
5 "
Z o = 5 0 o h m
V T T
5 "
V T T
V T T
5 "
V B B ( 3 . 3 V )
R
R
R
T
T
T
= 5 0 o h m
= 5 0 o h m
= 5 0 o h m
V T T
V T T
FastEdge™ Series
R
R
T
T
= 5 0 o h m
= 5 0 o h m
CY2DP3120
Page 6 of 9