cy2pp3220 Cypress Semiconductor Corporation., cy2pp3220 Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/1/180/cypress_semiconductor_corporation__sml.jpg)
cy2pp3220
Manufacturer Part Number
cy2pp3220
Description
Dual 1 10 Differential Clock / Data Fanout Buffer
Manufacturer
Cypress Semiconductor Corporation.
Datasheet
1.CY2PP3220.pdf
(9 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
cy2pp3220AI
Manufacturer:
CY
Quantity:
51
Document #: 38-07513 Rev.*C
Applications Information
Termination Examples
Figure 7. Low-voltage Positive Emitter-coupled Logic (LVPECL) to a Low-voltage Differential Signaling (LVDS) Interface
C Y 2 P P 3 2 2 0
C Y 2 P P 3 2 2 0
C Y 2 P P 3 2 2 0
Figure 5. Standard LVPECL – PECL Output Termination
Figure 6. Driving a PECL/ECL Single-ended Input
V C C
V C C
V C C = 3 . 3 V
V E E
V E E
V E E = 0 V
R
V T T
T
= 5 0 o h m
Z o = 5 0 o h m
Z o = 5 0 o h m
Z o = 5 0 o h m
5 "
5 "
5 "
L V P E C L t o
5 "
5 "
5 "
L V D S
V T T
3 . 3 V
V T T
V T T
3 . 3 V
V B B ( 3 . 3 V )
( 2 p la c e s )
1 2 0 o h m
3 3 o h m
1 2 0 o h m
R
R
R
T
T
T
= 5 0 o h m
= 5 0 o h m
= 5 0 o h m
FastEdge™ Series
( 2 p la c e s )
L V D S
5 1 o h m
CY2PP3220
Page 6 of 9