MBM29PL64LM SPANSION, MBM29PL64LM Datasheet - Page 26

• Manufacturer Part Number: MBM29PL64LM
• Description: Flash Memory 64 M (8M X 8/4M X 16) BIT
• Manufacturer: SPANSION

Chip Erase
Sector Erase
graming operation is completed when the data on DQ7 is equivalent to the data written to this bit at which time
the device returns to the read mode and addresses are no longer latched ( See "Hardware Sequence Flags").
The write-buffer programming operation can be suspended using the standard program suspend/resume com-
mands.
Once the write buffer programming is set, the system must then write the “Program Buffer to Flash” command
at the Sector Address. Any other address/data combination will abort the Write Buffer Programming operation
and the device will continue busy state.
The Write Buffer Programming Sequence can be ABORTED by doing the following :
• Different Sector Address is asserted.
• Write data other than the “Program Buffer to Flash" command after the specified number of “data load” cycles.
A “Write-to-Buffer-Abort Reset” command sequence must be written to the device to return to read mode. (See
“MBM29PL64LM Standard Command Definitions” in DEVICE BUS OPERATION for details on this command
sequence.)
Chip erase is a six bus cycle operation. It begins two “unlock” write cycles followed by writing the “set-up”
command, and two “unlock” write cycles followed by the chip erase command which invokes the Embedded
Erase algorithm.
The device does not require the user to program the device prior to erase. Upon executing the Embedded Erase
Algorithm the devices automatically programs and verifies the entire memory for an all zero data pattern prior
to electrical erase (Preprogram function). The system is not required to provide any controls or timings during
these operations.
The system can determine the erase operation status by using DQ
(Toggle Bit
happens first from last command sequence and completes when the data on DQ
Status section.) at which time the device returns to read mode.
Sector erase is a six bus cycle operation. There are two “unlock” write cycles. These are followed by writing the
“set-up” command. Two more “unlock” write cycles are then followed by the Sector Erase command.
Multiple sectors may be erased concurrently by writing the same six bus cycle operations. This sequence is
followed by writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased.
The time between writes must be less than Erase Time-out time(t
accepted and erasure will not start. It is recommended that processor interrupts be disabled during this time to
guarantee this condition. The interrupts can reoccur after the last Sector Erase command is written. A time-out
of “t
Erase command(s). If another falling edge of CE or WE, whichever happens first occurs within the “t
out window the timer is reset (monitor DQ
DQ
In that case, restart the erase on those sectors and allow them to complete (refer to the Write Operation Status).
Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 127).
Sector erase does not require the user to program the devices prior to erase. The devices automatically program
all memory locations in the sector(s) to be erased prior to electrical erase using the Embedded Erase Algorithm.
When erasing a sector, the remaining unselected sectors remain unaffected. The system is not required to
provide any controls or timings during these operations.
The system can determine the status of the erase operation by using DQ
RY/BY.
The sector erase begins after the “t
the last sector erase command pulse and completes when the data on DQ
3
TOW
, Sector Erase Timer). Resetting the devices once execution has begun will corrupt the data in the sector.
” from the rising edge of last CE or WE, whichever happens first, will initiate the execution of the Sector
II) or RY/BY output signal
TOW
. The chip erase begins on the rising edge of the last CE or WE, whichever
” time-out from the rising edge of CE or WE whichever happens first for
3
to determine if the sector erase timer window is still open, see section
7
TOW
(Data Polling), DQ
MBM29PL64LM
). Otherwise that command will not be
7
7
(Data Polling), DQ
is “1” (see Write Operation Status
7
is “1” (See Write Operation
6
(Toggle Bit
6
(Toggle Bit) or
I
) and DQ
TOW
” time-
90/10
2
25