MBM29BS12DH Fujitsu Media Devices, MBM29BS12DH Datasheet - Page 55

no-image

MBM29BS12DH

Manufacturer Part Number
MBM29BS12DH
Description
(MBM29FS12DH / MBM29BS12DH) BURST MODE FLASH MEMORY CMOS 128M (8M X 16) BIT
Manufacturer
Fujitsu Media Devices
Datasheet
DQ
15
A
22
Note : Figure assumes 7 wait states for initial access, synchronous read. D0 to D7 in data waveform
to DQ
to A
RDY
AVD
CLK
OE
CE
0
0
t
t
AVSC
ACS
High-Z
indicate the order of data within a given 8-word address range, from lowest to highest. Starting
address in figure is the 7th address in range (A
Read Operation". The Set Configuration Register command sequence has been written with
A
18
= 1; device will output RDY with valid data.
t
CR
Aa
t
ACH
1
t
CES
t
AVHC
2
t
OES
Figure 6
7 cycles for initial access shown.
t
3
CKA
t
t
IACC
ACC
4
8-word Linear Burst with Wrap Around
5
6
t
RACC
7
6
D6
). See "Requirements for Synchronous (Burst)
t
BDH
D7
MBM29BS/FS12DH
t
BACC
D0
D1
D2
D3
D4
D5
t
CEZ
15
55

Related parts for MBM29BS12DH