LTC3553 Linear Technology Corporation, LTC3553 Datasheet - Page 29

no-image

LTC3553

Manufacturer Part Number
LTC3553
Description
Micropower USB Power Manager
Manufacturer
Linear Technology Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LTC3553EDE
Manufacturer:
LT
Quantity:
10 000
Part Number:
LTC3553EDE#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC3553EDE#TRPBF
Manufacturer:
MICRON
Quantity:
3 000
Part Number:
LTC3553EPD
Manufacturer:
LT
Quantity:
10 000
Part Number:
LTC3553EPD#PBF
Manufacturer:
LT
Quantity:
4 235
Part Number:
LTC3553EUD
Manufacturer:
LT
Quantity:
10 000
Part Number:
LTC3553EUD
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC3553EUD#TRPBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC3553EUD-2#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC3553IUD-2
Manufacturer:
LINEAR/凌特
Quantity:
20 000
www.DataSheet.in
OPERATION
In the typical case where the BUCK_ON and LDO_ON
pins are driven by logic powered by the regulators, the
BUCK_ON and LDO_ON pins would also go low, as depicted
in Figure 12. If the external supply recovers after entering
the PDN2 state such that V
the LTC3553 will transition back into the PUP2 state once
the PDN2 one second delay is complete. Following the
state diagram, the transition from PDN2 to PUP2 in this
case actually occurs via a brief visit to the POFF state.
During the brief POFF state, the state machine immedi-
ately recognizes that valid external power is available and
transitions into the PUP2 state. Entering the PUP2 state
will cause the buck and LDO to sequence up as described
previously in the power-up sections.
Not depicted here, but in cases where the BUCK_ON or
LDO_ON pin is driven by a supply other than the LDO or
buck that remains high when entering the POFF state,
then as per the state diagram in Figure 7, the pushbutton
circuitry will enter the PON state once V
in UVLO. Upon entering the PON state, the enabled
regulator(s) will power up.
Note: If V
will see this as a POR condition and will enter the PDN1
state rather than the PDN2 state. One second later the part
will transition to the HR state. Under these conditions an
explicit power-up event (such as a pushbutton press) may
be required to bring the LTC3553 out of hard reset.
Hard Reset Timing
HARD RESET provides an ultralow power-down state for
shipping or long term storage as well as a way to power
down the application in case of a software lockup. In the
case of software lockup, the user can hold the pushbutton
(ON low) for fi ve seconds and a hard reset event (HRST)
OUT
drops too low (below about 1.9V) the LTC3553
OUT
is no longer in UVLO, then
OUT
is no longer
will occur, placing the pushbutton circuitry in the power-
down (PDN1) state. At this point the regulators will be shut
down. Following a one second power-down period the
pushbutton circuitry will enter the hard reset state (HR).
Holding ON low through the one second power-down
period will not cause a power-up event at end of the one
second period. ON must be brought high following the
power-down event and then go low again for 400ms to
establish a valid power-up event, as shown in Figure 13.
Figure 13. Hard Reset via Holding ON Low for Five Seconds
STATE
BUCK_ON
LDO_ON
ON (PB)
PBSTAT
BUCK
V
LDO
SEQ
BAT
BUS
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
PON
50ms
5s
PDN1
1s
HR
LTC3553
400ms
PUP1
3553 TD06
29
3553f

Related parts for LTC3553