IDT72T36125L5BB IDT, Integrated Device Technology Inc, IDT72T36125L5BB Datasheet - Page 51

no-image

IDT72T36125L5BB

Manufacturer Part Number
IDT72T36125L5BB
Description
IC FIFO 524X18 5NS 240BGA
Manufacturer
IDT, Integrated Device Technology Inc
Series
72Tr
Datasheet

Specifications of IDT72T36125L5BB

Function
Asynchronous, Synchronous
Memory Size
9.4K (524 x 18)
Data Rate
83MHz
Access Time
5ns
Voltage - Supply
2.375 V ~ 2.625 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
240-BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
72T36125L5BB

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT72T36125L5BB
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72T36125L5BBG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72T36125L5BBGI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72T36125L5BBI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
NOTE:
1. The O/P Register is the internal output register. Its contents are available on the Qn output bus only when RCS and OE are both active, LOW, that is the bus is not in High-
2. OE is LOW.
Cycle:
a&b. At this point the FIFO is empty, OR is HIGH.
c.
d .
e.
f.
g .
h .
i .
IDT72T3645/55/65/75/85/95/105/115/125 2.5V TeraSync™ ™ ™ ™ ™ 36-BIT FIFO
1K x 36, 2K x 36, 4K x 36, 8K x 36, 16K x 36, 32K x 36, 64K x 36, 128K x 36 and 256K x 36
D0 - Dn
ERCLK
Impedance state.
WCLK
EREN
RCLK
WEN
REN
RCS
Reg.
O/P
OR
Qn
RCS and REN are both disabled, the output bus is High-Impedance.
Word Wn+1 falls through to the output register, OR goes active, LOW.
RCS is HIGH, therefore the Qn outputs are High-Impedance. EREN goes LOW to indicate that a new word has been placed on the output register.
EREN goes HIGH, no new word has been placed on the output register on this cycle.
No Operation.
RCS is LOW on this cycle, therefore the Qn outputs go to Low-Impedance and the contents of the output register (Wn+1) are made available.
NOTE: In FWFT mode is important to take RCS active LOW at least one cycle ahead of REN, this ensures the word (Wn+1) currently in the output register is made
available for at least one cycle.
REN goes active LOW, this reads out the second word, Wn+2.
EREN goes active LOW to indicate a new word has been placed into the output register.
Word Wn+3 is read out, EREN remains active, LOW indicating a new word has been read out.
NOTE: Wn+3 is the last word in the FIFO.
This is the next enabled read after the last word, Wn+3 has been read out. OR flag goes HIGH and EREN goes HIGH to indicate that there is no new word available.
HIGH-Z
t
ENS
t
DS
W
t
ERCLK
n+1
W
t
DH
n
t
Last Word
SKEW1
t
DS
Figure 29. Echo RCLK and Echo REN
a
W
n+2
t
DH
1
b
t
DS
W
n+3
t
DH
2
t
ENH
c
t
t
t
REF
CLKEN
A
d
51
REN
REN
REN
REN Operation (FWFT Mode Only)
t
CLKEN
e
W
n+1
t
ENS
f
t
RCSLZ
t
ENS
W
n+1
g
COMMERCIAL AND INDUSTRIAL
t
t
t
A
A
CLKEN
W
W
n+2
n+2
TEMPERATURE RANGES
h
t
t
A
A
FEBRUARY 4, 2009
W
W
i
n+3
t
n+3
ENH
t
t
REF
CLKEN
5907 drw34

Related parts for IDT72T36125L5BB